Process Flow : Overhead and Cross Section Views ( Diagrams courtesy of Mr. Bryant Colwill ) Grey=Si, Blue=Silicon Dioxide, Red=Photoresist, Purple= Phosphorus.

Slides:



Advertisements
Similar presentations
Malaviya National Institute of Technology
Advertisements

FABRICATION PROCESSES
ENGR-45_Lec-06_Diffusion_Fick-1.ppt 1 Bruce Mayer, PE Engineering-45: Materials of Engineering Bruce Mayer, PE Registered Electrical.
Lecture 0: Introduction
Advanced Manufacturing Choices
Fabrication pH Electrode Using Lift-Off Method and Electrodeposition Presented by Na Zhang.
VLSI Design Lecture 2: Basic Fabrication Steps and Layout
Photolithography. Outline Motivation History  Photolithography Methods and Theories  Preparation and Priming  Spin-Coating  Photoresists  Soft-baking.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
1 Microelectronics Processing Course - J. Salzman - Jan Microelectronics Processing Oxidation.
Process Flow : Overhead and Cross Section Views ( Diagrams courtesy of Mr. Bryant Colwill ) Grey=Si, Blue=Silicon Dioxide, Red=Photoresist, Purple= Phosphorus.
Photolithography Photolithography is the transfer of patterns, circuits, device structures, etc. to a substrate or wafer using light and a mask.
Fabrication of p-n junction in Si Silicon wafer [1-0-0] Type: N Dopant: P Resistivity: Ω-cm Thickness: µm.
EE580 – Solar Cells Todd J. Kaiser Lecture 02 Microfabrication – A combination of Applied Chemistry, Physics and Optics Thermal Processes – Diffusion &
Introduction to CMOS VLSI Design Lecture 0: Introduction
1 N/P-Channel MOSFET Fabrication By Assoc. Prof Dr. Uda Hashim School of Microelectronic Enginnering KUKUM FOX N-Well Arsenic Implant LDD As+ S/D Implant.
The Physical Structure (NMOS)
Process integration
ACTFEL Alternating Current Thin Film Electroluminescent Lamps.
The Deposition Process
YoHan Kim  Thin Film  Layer of material ranging from fractions of nanometer to several micro meters in thickness  Thin Film Process 
Device Fabrication Example
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process I Dr. Shiyan Hu Office: EERC 518 Adapted and modified from Digital Integrated.
EE198B Senior Project class Fall 2001 San Jose State University.
1 ME 381R Fall 2003 Micro-Nano Scale Thermal-Fluid Science and Technology Lecture 18: Introduction to MEMS Dr. Li Shi Department of Mechanical Engineering.
Rochester Institute of Technology - MicroE © REP/LFF 8/17/2015 Metal Gate PMOS Process EMCR201 PMOS page-1  10 Micrometer Design Rules  4 Design Layers.
Lecture 4 Photolithography.
Z. Feng VLSI Design 1.1 VLSI Design MOSFET Zhuo Feng.
Micro-fabrication.
CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.
Fabrication of Active Matrix (STEM) Detectors
Lecture 0: Introduction. CMOS VLSI Design 4th Ed. 0: Introduction2 Introduction  Integrated circuits: many transistors on one chip.  Very Large Scale.
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
SEMINAR ON IC FABRICATION MD.ASLAM ADM NO:05-125,ETC/2008.
I.C. Technology Processing Course Trinity College Dublin.
II-Lithography Fall 2013 Prof. Marc Madou MSTB 120
SEMINAR PRESENTATION ON IC FABRICATION PROCESS
Virtual NanoFab A Silicon NanoFabrication Trainer
Introduction to CMOS VLSI Design CMOS Fabrication and Layout Harris, 2004 Updated by Li Chen, 2010.
Introduction to Prototyping Using PolyMUMPs
Introduction to Wafer fabrication Process
Top Down Manufacturing
NanoFab Trainer Nick Reeder June 28, 2012.
Introduction EE1411 Manufacturing Process. EE1412 What is a Semiconductor? Low resistivity => “conductor” High resistivity => “insulator” Intermediate.
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
Microprocessor Production: The Use of a Plasma Barrel Etcher to Make Microchips Mentor: Erik Muehlenkamp Advisor: Dr. Chih-Hung Chang Done by Sarah Bronner.
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
Substitute beer and pizza?. Basic Silicon Solar Cell as fabricated in Cameron With Schematic.
Etching: Wet and Dry Physical or Chemical.
LITHOGRAPHY IN THE TOP-DOWN PROCESS - BASICS
 Refers to techniques for fabrication of 3D structures on the micrometer scale  Most methods use silicon as substrate material  Some of process involved.
CMOS VLSI Fabrication.
CMOS FABRICATION.
Antenna Project in Cameron clean room Wafer preparation, conductor deposition, photolithography.
Lecture 2 State-of-the art of CMOS Technology
1. Introduction. Diseño de Circuitos Digitales para Comunicaciones Introduction Integrated circuits: many transistors on one chip. Very Large Scale Integration.
Photolithography Photolithography is the transfer of patterns, circuits, device structures, etc. to a substrate or wafer using light and a mask.
EE 3311/7312 MOSFET Fabrication
CMOS Fabrication CMOS transistors are fabricated on silicon wafer
Lithography.
Manufacturing Process I
VLSI System Design LEC3.1 CMOS FABRICATION REVIEW
Silicon Wafer cm (5’’- 8’’) mm
Manufacturing Process I
Manufacturing Process I
Photolithography.
Presentation transcript:

Process Flow : Overhead and Cross Section Views ( Diagrams courtesy of Mr. Bryant Colwill ) Grey=Si, Blue=Silicon Dioxide, Red=Photoresist, Purple= Phosphorus Doped Glass, Lilac= Silicon with Diffused Phosphorus, Silver=Aluminum TT TT T TT TT T T T T T T T T TT T TT TT T TT TT T T T T T T T T TT T Step 1Step 2Step 3Step 4Step 5Step 6 Step 7Step 8Step 9Step 10 Step 11 Step 12

Step 1: Cleaning Color Code: Grey=Si, Blue=Silicon Dioxide, Red=Photoresist Starting Si Wafer & Sulfuric Acid / Peroxide Clean Cross-section View of Wafer First, we started with a positively charged, P-type, silicon wafer. We cleaned it with a mixture of sulfuric acid and hydrogen dioxide to remove surface impurities and reduce errors. Overhead View of Wafer Si Wafer

Color Code: Grey=Si, Blue=Silicon Dioxide, Red=Photoresist Plasma Enhanced Chemical Vapor Deposition Of Silicon Dioxide Overhead View of Wafer Cross-section View of Wafer The PECVD (Plasma Enhanced Vapor Deposition) Machine was used to heat the wafer to 400 degrees and react ionized gas with the wafer’s surface to add a film of silicon dioxide. PECVD Machine

Color Code: Grey=Si, Blue=Silicon Dioxide, Red=Photoresist Lithography Patterning Overhead View of Wafer Cross-section View of Wafer Step 3: Lithography Patterning Lithography comes from the Latin roots “lithos” and “graphy” meaning “writing on stone.” We used photolithography which involved using photosensitive chemicals and UV light to pattern the wafer. Photolithography Machine

Color Code: Grey=Si, Blue=Silicon Dioxide, Red=Photoresist Lithography Patterning Overhead View of Wafer Cross-section View of Wafer Step 3: Lithography Patterning (cont.) The Spin Coater First, we applied HMDS to help adhere the photoresist, a photosensitive chemical. We then used spin coating at 4000 RPM to cover the surface of the wafer with a thin layer of photoresist. Next, we baked the covered wafer on a hot plate for a minute to harden the photoresist.

Color Code: Grey=Si, Blue=Silicon Dioxide, Red=Photoresist Lithography Patterning Overhead View of Wafer Cross-section View of Wafer Step 3: Lithography Patterning (cont.) UV Contact Aligner Machine The Rinsing Station We covered the wafer with a mask that left some area exposed and protected others. Then, the wafer was exposed to UV light, which broke the cross-linked polymer chains in the uncovered photoresist. Next, we rinsed off the weakened photoresist with a weak base and then a water bath with bubbling nitrogen. This left the surface of the wafer patterned.

Step 4: Acid Wash Color Code: Grey=Si, Blue=Silicon Dioxide, Red=Photoresist Acid Washing Overhead View of Wafer Cross-section View of Wafer We used hydrogen fluoric acid to remove the exposed silicon dioxide layer. This revealed the base silicon of the wafer in regions not protected by cross- linked photoresist. Acid Etching and Rinse Station

Grey=Si, Blue=Silicon Dioxide, Red=Photoresist, Purple= Phosphorus Doped Glass, Lilac= Silicon with Diffused Phosphorus, Silver=Aluminum Photoresist Removed Overhead View of Wafer Cross-section View of Wafer Step 5: Removal of Photoresist The wafer was cleaned of the remaining photoresist and impurities with hydroxide and sulfuric acid. Next, it was washed in water and placed in a rack to be spun dry in nitrogen gas.

Grey=Si, Blue=Silicon Dioxide, Red=Photoresist, Purple= Phosphorus Doped Glass, Lilac= Silicon with Diffused Phosphorus, Silver=Aluminum Overhead View of Wafer Cross-section View of Wafer Phosphorous Doping Step 6: Phosphorous Doping The Tube Furnace

Grey=Si, Blue=Silicon Dioxide, Red=Photoresist, Purple= Phosphorus Doped Glass, Lilac= Silicon with Diffused Phosphorus, Silver=Aluminum Diffusion of Phosphorous Overhead View of Wafer Cross-section View of Wafer Step 7: Phosphorous Diffusion The phosphorous glass was removed, leaving a layer of negatively doped silicon. This is an essential feature of the P-N Junction.

Grey=Si, Blue=Silicon Dioxide, Red=Photoresist, Purple= Phosphorus Doped Glass, Lilac= Silicon with Diffused Phosphorus, Silver=Aluminum Aluminum Coating Cross-section View of Wafer Step 8: Aluminum Deposition Overhead View of Wafer Sputtering Machine The wafer was attached to a larger carrier wafer and placed in the sputtering machine to be coated with aluminum.

TT TT T TT TT T Grey=Si, Blue=Silicon Dioxide, Red=Photoresist, Purple= Phosphorus Doped Glass, Lilac= Silicon with Diffused Phosphorus, Silver=Aluminum Photolithography Patterning Step 9: Photolithography Cross-section View of Wafer Overhead View of Wafer Photolithography was used again to pattern the wafer. The mask had to be aligned precisely with the patterning already on the wafer. The wafer was developed, rinsed, and baked to imprint the design. The covered areas will become the conductive circuitry of the final product. In the end, only select areas of the aluminum remained covered with photoresist.

TT TT T TT TT T Grey=Si, Blue=Silicon Dioxide, Red=Photoresist, Purple= Phosphorus Doped Glass, Lilac= Silicon with Diffused Phosphorus, Silver=Aluminum Aluminum Removal by Acid Etch Overhead View of Wafer Cross-section View of Wafer Step 10: Wet Etching The wafer was submerged in a mixture of acetic acid, phosphoric acid, nitric acid, and water to remove all of the exposed aluminum. Rinse Tank

Grey=Si, Blue=Silicon Dioxide, Red=Photoresist, Purple= Phosphorus Doped Glass, Lilac= Silicon with Diffused Phosphorus, Silver=Aluminum Overhead View of Wafer Cross-section View of Wafer T T T T T T T TT T Photoresist Removed Step 11: Photoresist Removal The wafer was placed in an organic solvent called NMP for 5 minutes to remove the remaining photoresist.

T T T T T T T TT T Grey=Si, Blue=Silicon Dioxide, Red=Photoresist, Purple= Phosphorus Doped Glass, Lilac= Silicon with Diffused Phosphorus, Silver=Aluminum Bottom Coated with Aluminum Cross-section View of Wafer Step 12: Aluminum Deposition Overhead View of Wafer The silicon dioxide on the bottom of the wafer was removed using hydrofluoric acid. The wafer was again put into the sputtering machine, this time to coat the bottom of the wafer with aluminum. This allowed for conductivity and a low resistance.

Works Cited