18.01.06J. Jones (Imperial College London), Alt. GCT Mini-Meeting Source Card Design Status and Plans.

Slides:

Advertisements

Similar presentations

HCAL Front End Boards HCAL – Technical Meeting Status of the FE Boards Parameter Shift Register Time Schedule Test Setup Mathias Reinecke.

Advertisements

Clock and Control Status Matt Warren, on behalf of Martin Postranecky.

XFEL C+C HARDWARE : REQUIREMENTS 1) To receive, process and store Timing Signals from TR ( Timing Receiver ) in same crate : - 5 MHz Bunch CLOCK - Bunch.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 18 February 2010 Martin Postranecky, Matt Warren, Matthew Wing.

LHC CMS Detector Upgrade Project US CMS Trigger Upgrade Introduction to Cost & Schedule Wesley Smith, U. Wisconsin Fermilab Directors Review 16 July 2013.

02/06/2014James Leaver Slink Transition Card. 02/06/2014James Leaver Slink Transition Card Simple 6U board: –Provides interface between FED and Slink.

10-Nov-2005US ATLAS Tracking Upgrade Santa Cruz 1.

CMS Week March presented by John Coughlan RAL FED Hardware Status Pre-Series Manufacture Final Production Plans.

J. Jones (Imperial College London), Alt. GCT Mini-Meeting GCT Source Card.

GCT Source Card Status John Jones Imperial College London

GCT Software ESR - 10th May 2006 Jim Brooke. Jim Brooke, 10 th May 2006 HAL/CAEN Overview GCT Driver GCT GUI Trigger Supervisor Config DB Test scripts.

Clock & Control Card Status 31 March 2009 Martin Postranecky / Matt Warren.

QR026 High Sensitivity VME Tuner Performance Data

1 JParc-K DAQ System Mircea Bogdan December 9-10, 2006.

20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.

28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.

6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.

4 Dec 2001First ideas for readout/DAQ1 Paul Dauncey Imperial College Contributions from all of UK: result of brainstorming meeting in Birmingham on 13.

Uli Schäfer 1 JEM1: Status and plans power Jet Sum R S T U VME CC RM ACE CAN Flash TTC JEM1.0 status JEM1.1 Plans.

1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.

Bill W. Haynes Slide 1 February 26, 2002 CKM Precision Timing CKM Workshop In San Luis Potosi, Mexico u Common Design for Multiple Timing Applications.

U niversity of S cience and T echnology of C hina Design for Distributed Scheme of WCDA Readout Electronics CAO Zhe University of Science and Technology.

7 th March 2007M. Noy. Imperial College London CALICE MAPS DAQ Project Summary.

Straw electronics Straw Readout Board (SRB). Full SRB - IO Handling 16 covers – Input 16*2 links 400(320eff) Mbits/s Control – TTC – LEMO – VME Output.

Global Trigger H. Bergauer, K. Kastner, S. Kostner, A. Nentchev, B. Neuherz, N. Neumeister, M. Padrta, P. Porth, H. Rohringer, H. Sakulin, J. Strauss,

Status and planning of the CMX Philippe Laurens for the MSU group Level-1 Calorimeter Trigger General Meeting, CERN May 24, 2012.

Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.

DLS Digital Controller Tony Dobbing Head of Power Supplies Group.

Uni-Heidelberg, KIP, V.Angelov 1 International Workshop TRDs – Present & Future September, Romania Wafer Tester, Optical Link, GTU V. Angelov Kirchhoff.

Tuesday September Cambridge1 GDCC “next replacement of the LDA” Franck GASTALDI.

Atlas L1Calo CMX Card CMX is upgrade of CMM with higher capacity 1)Inputs from JEM or CPM modules – 40 → 160Mbps (400 signals) 2)Crate CMX to System CMX.

Status of the Beam Phase and Intensity Monitor for LHCb Richard Jacobsson Zbigniew Guzik Federico Alessio TFC Team: Motivation Aims Overview of the board.

LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.

Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.

11 October 2002Matthew Warren - Trigger Board CDR1 Trigger Board CDR Matthew Warren University College London 11 October 2002.

HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.

CSC EMU Muon Sorter (MS) Status Plans M.Matveev Rice University August 27, 2004.

CPT Week, April 2001Darin Acosta1 Status of the Next Generation CSC Track-Finder D.Acosta University of Florida.

CMS Global Calorimeter Trigger Hardware Design 21/9/06.

CMX status and plans Yuri Ermoline for the MSU group Level-1 Calorimeter Trigger Joint Meeting CERN, October 2012,

Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.

FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.

TELL-1 and TDC board: present status and future plans B. Angelucci, A. Burato, S. Venditti.

Status of NA62 straw electronics Webs Covers Services Readout.

March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.

CSC Muon Sorter M. Matveev Rice University January 7, 2003.

TTC for NA62 Marian Krivda 1), Cristina Lazzeroni 1), Roman Lietava 1)2) 1) University of Birmingham, UK 2) Comenius University, Bratislava, Slovakia 3/1/20101.

US CMS DOE/NSF Review, 20 November Trigger - W. Smith1 WBS Trigger Wesley H. Smith, U. Wisconsin CMS Trigger Project Manager DOE/NSF Status.

11 October 2002Paul Dauncey - CDR Introduction1 CDR Introduction and Overview Paul Dauncey Imperial College London.

Sophie BARON, PH-ESSLEADE, 15/06/06 1 TTC upgrade Status May 2006  Overview  AB/RF optical links  Receiver crate  Status and schedules  Documentation.

Adam Marmbrant Samuel Silverstein Stockholm University Link Test Status.

M.Matveev Rice University March 20, 2002 EMU Muon Port Card Project.

Trigger Workshop: Greg Iles Feb Optical Global Trigger Interface Card Dual CMC card with Virtex 5 LX110T 16 bidirectional.

Timing Board FPGA. Use existing IP version until firmware is ported to new FPGA FPGA Existing IP Carrier UCD Digital I/O TSG Timing Board.

GOLD TESTS (Virtex-6) ● Jitter analysis on cleaned TTC clock ( σ = 2.9 ps) ● Signal integrity: sampled in several positions along the chain ● MGT and o/e.

E. Hazen - DTC1 DAQ / Trigger Card for HCAL SLHC Readout E. Hazen - Boston University.

Trigger for MEG2: status and plans Donato Nicolo` Pisa (on behalf of the Trigger Group) Lepton Flavor Physics with Most Intense DC Muon Beam Fukuoka, 22.

The Clock Distribution inside the CTA Camera Axel Kretzschmann, DESY Zeuthen,

TWEPP, Prague, Costas Foudas, Imperial College London 1 The CMS Global Calorimeter Trigger Test Results and Commissioning Overview: Brief Description.

HO / RPC Trigger Links Optical SLB Review E. Hazen, J. Rohlf, S.X. Wu Boston University.

The Data Handling Hybrid

Current DCC Design LED Board

Update on CSC Endcap Muon Port Card

CoBo - Different Boundaries & Different Options of

HCAL Data Concentrator Production Status

COVER Full production should arrive today

Clock & Control Card Status 29 July Martin Postranecky/Matt Warren

ECAL OD Electronic Workshop 7-8/04/2005

Clock & Control Card Status 29 July Martin Postranecky/Matt Warren

TELL1 A common data acquisition board for LHCb

Presentation transcript:

J. Jones (Imperial College London), Alt. GCT Mini-Meeting Source Card Design Status and Plans

J. Jones (Imperial College London), Alt. GCT Mini-Meeting Overview Source Card Tasks Separate e/γ from jets Condense 2x68-way SCSI (RCT)  4x1.4Gbit/s optical fibre BC0 sync. checking (compare TTC with BC0 embedded in data) Autocalibrated delay to phase match data on different channels (if required) USB 2.0 interface for diagnostic/testing (borrowed from IDAQ-APVE) Swtiches data between channels to provide ‘split’ information to leaf cards Extra features On-board temperature/status monitoring Read out either during gaps in data (via concentrator card)…or via USB Data capture from RCT (for debugging) Internal test pattern generation (up to 1024BX) for testing leaf cards, etc… Can (in theory) scale to 2 x required bandwidth (pin-compatible part)

J. Jones (Imperial College London), Alt. GCT Mini-Meeting Board Layout (Preliminary) 6/8-layer 6U VME form factor USB 2.0 (Cypress SX2) TTCrx & QPLL 2xVHDCI SCSI for RCT input 4xOptical SFP output & SerDes Linear supplies for fast components Switch-mode (TI) for logic Either: 2 x XC3S1000-4FT256 (~£80) Simpler design Longer latency Or: 1 x Xilinx Spartan x Xilinx Coolrunner-II CPLD More complex design Lower Latency

J. Jones (Imperial College London), Alt. GCT Mini-Meeting Functional Issues (To Be Discussed) Clock Distribution Direct from QPLL Split by dedicated clock buffer (made by TI) No PLL in splitter to minimise jitter Max skew ~500ps (OK for 80MHz) SerDes TLK2501 seems like a good choice with bandwidth margin ECL Termination Scheme Have a version done, but would like to discuss with Wisconsin first Similar to Bristol IM, with a few extra tweaks / options Use same buffers (they have wide common-mode range, +5V to -4V)

J. Jones (Imperial College London), Alt. GCT Mini-Meeting Source Card Latency RCT->Leaf (Maximum Limit) Madison Cable (quoted from datasheet) 1.5ns/ft Assume 5ft max. length => 1.5x5 = 7.5ns delay ECL Buffers 2.5ns-6ns (4ns typical) FPGA/CPLD FPGA (XC3S1000): 5ns in IOBs, at a guess >5ns trace delay = 10ns CPLD (Coolrunner-II): 3.8ns-7.1ns total delay SerDes 38 (625ps) = PCB Tracking Assume = 3ns Optical Fibre (20m) 50ns-75ns? Estimated Total: (3.8 10) = 44.05ns-50.25ns ~ 2BX + 2-3BX

J. Jones (Imperial College London), Alt. GCT Mini-Meeting Source Card Skew (Maximum Limit) Madison Cable (quoted from datasheet) 0.025ns/ft maximum Assume 5ft max. length => 0.025x5 = 0.175ns skew ECL Buffers 1ns max. (part-part) FPGA/CPLD Negligible skew (can be controlled) SerDes N/A PCB Tracking Can (will) be controlled Estimated Total: = 1.75ns << 12.5ns clock

J. Jones (Imperial College London), Alt. GCT Mini-Meeting Build Plan & Price (Guess) Schematic ME Layout S. Greenwood (IC) – She’s starting now Manufacture (awaiting quote from Cemgraft) Have checked, they’re not too busy a.t.m. Cemgraft (assembly/parts) ExceptionPCB (PCB manufacture) Good experience with complex high-speed boards in the past 18 RCT crates x 6 cables / 2 => 54 cards Should be ~£60,000 for 60 required (with spares)

J. Jones (Imperial College London), Alt. GCT Mini-Meeting Schedule Schematic (1-2 months) Aim to finish ASAP, but I’m kinda busy until 3am… (APVE, SLHC) Preferrably draft end of January, but definitely end of February Layout (2 months) End of February latest Parts (?) Critical parts ordered by end of January Not fancy parts Should be able to get prototype parts by submission date Firmware (2 months) Me & A. Rose? (Some firmware adopted from IDAQ or written now) Aim to prototype with testing end of March I suspect this may be optimistic, parts will probably cause delays March is contingency (leaf card is probably not available by then?)