Dr. Hari Kishore Kakarla ECE

Slides:



Advertisements
Similar presentations
Physical structure of a n-channel device:
Advertisements

Introduction to VLSI Circuits and Systems, NCUT 2007 Chapter 6 Electrical Characteristic of MOSFETs Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑.
EE415 VLSI Design The Devices: MOS Transistor [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
Semiconductor Devices III Physics 355. Transistors in CPUs Moore’s Law (1965): the number of components in an integrated circuit will double every year;
EE 466: VLSI Design Lecture 03.
ECE 342 Electronic Circuits 2. MOS Transistors
EE213 VLSI Design S Daniels Channel Current = Rate of Flow of Charge I ds = Q/τ sd Derive transit time τ sd τ sd = channel length (L) / carrier velocity.
Norhayati Soin 06 KEEE 4426 WEEK 7/1 6/02/2006 CHAPTER 2 WEEK 7 CHAPTER 2 MOSFETS I-V CHARACTERISTICS CHAPTER 2.
EXAMPLE 6.1 OBJECTIVE Fp = 0.288 V
Device Characterization ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May April 1, 2004.
Structure and Operation of MOS Transistor
MOSFET Current Voltage Characteristics Consider the cross-sectional view of an n-channel MOSFET operating in linear mode (picture below) We assume the.
CHAPTER 6: MOSFET & RELATED DEVICES CHAPTER 6: MOSFET & RELATED DEVICES Part 2.
Field Effect Transistor (FET)
Chap.1 Physics and Modelling of MOSFETs 반도체 연구실 신입생 세미나 박 장 표 2009 년 1 월 8 일.
Microelectronic Circuit Design McGraw-Hill Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock.
The Devices: MOS Transistor
UNIT II : BASIC ELECTRICAL PROPERTIES
Chapter 6 The Field Effect Transistor
MAHATMA PHULE A.S.C. COLLEGE, PANVEL Field Effect Transistor
Circuit characterization and Performance Estimation
Chapter 2 MOS Transistors.
Field Effect Transistors: Operation, Circuit Models, and Applications
MOS Field-Effect Transistors (MOSFETs)
Recall Last Lecture Common collector Voltage gain and Current gain
Digital Electronics Class Lecture October 22, 2008
Revision CHAPTER 6.
VLSI design Short channel Effects in Deep Submicron CMOS
Lecture 21 OUTLINE The MOSFET (cont’d) P-channel MOSFET
Lecture 20 OUTLINE The MOSFET (cont’d) Qualitative theory
Intro to Semiconductors and p-n junction devices
6.3.3 Short Channel Effects When the channel length is small (less than 1m), high field effect must be considered. For Si, a better approximation of field-dependent.
VLSI Design MOSFET Scaling and CMOS Latch Up
Downsizing Semiconductor Device (MOSFET)
EE141 Chapter 3 VLSI Design The Devices March 28, 2003.
ترانزیستور MOSFET دکتر سعید شیری فصل چهارم از:
Lecture 16 ANNOUNCEMENTS OUTLINE MOS capacitor (cont’d)
Lecture 19 OUTLINE The MOSFET: Structure and operation
Notes on Diodes 1. Diode saturation current:  
Week 9a OUTLINE MOSFET ID vs. VGS characteristic
منبع: & کتابMICROELECTRONIC CIRCUITS 5/e Sedra/Smith
NMOS Inverter UNIT II : BASIC ELECTRICAL PROPERTIES Sreenivasa Rao CH
Reading: Finish Chapter 17,
Qualitative Discussion of MOS Transistors
Downsizing Semiconductor Device (MOSFET)
Basic electrical properties
Long Channel MOS Transistors
FIELD EFFECT TRANSISTOR
EE 5340 Semiconductor Device Theory Lecture 26 - Fall 2009
MOSFETs - An Introduction
Lecture 21 OUTLINE The MOSFET (cont’d) P-channel MOSFET
Last Lecture – MOS Transistor Review (Chap. #3)
Chapter 9: Short channel effects and
Week 9a OUTLINE MOSFET ID vs. VGS characteristic
EMT 182 Analog Electronics I
Device EE4271 VLSI Design Dr. Shiyan Hu Office: EERC 731
Semiconductor devices and physics
Lecture #17 (cont’d from #16)
Channel Length Modulation
Lecture 20 OUTLINE The MOSFET (cont’d) Qualitative theory
CP-406 VLSI System Design CMOS Transistor Theory
EXAMPLE 7.1 BJECTIVE Determine the total bias current on an IC due to subthreshold current. Assume there are 107 n-channel transistors on a single chip,
Lecture #15 OUTLINE Diode analysis and applications continued
Lecture 20 OUTLINE The MOSFET (cont’d)
Lecture 20 OUTLINE The MOSFET (cont’d)
ELECTRONICS AND SOLID STATE DEVICES-II
Lecture #16 OUTLINE MOSFET ID vs. VGS characteristic
Chapter 4 Field-Effect Transistors
Chapter 4 Field-Effect Transistors
Presentation transcript:

Dr. Hari Kishore Kakarla Professor @ ECE CO2 CMOS VLSI Design (13EC206) Course Coordinator: Dr. Hari Kishore Kakarla Professor @ ECE

Drain-to-source current Ids versus Vds relationships Ids = -Isd = Charge induced in channel(Qc ) Electron Transit time

Aspects of MOS Transistor Threshold Voltage (Vt)

ALTERNATIVE FORMS OF PULL UP 1. LOAD RESISTANCE (RL) This arrangement is not often used because of the large space requirements of resistors produced in a silicon substrate.

MOS Transistor Circuit Model

Comparative Aspects of Key Parameters of CMOS and Bipolar Transistors

Bi-CMOS Inverter MOS Switches for Logic; Bipolar to drive the output loads Fig (b) An Alternative BiCMOS Inverter with no static current flow Fig (a) Simple BiCMOS Inverter

Fig (c ) An Improved BICMOS Inverter with better output logic level Fig (d) An improved BICMOS inverter using MOS transistors for base current discharge

Latch-up in CMOS Circuits Latch-up effect in p-well structure

Cont.. Latch-up effect in n-well structure

Fig: Latch-up CKT model Fig: Latch-up Current Vs Voltage SCR Gradual Raise of Current Fig: Latch-up CKT model Fig: Latch-up Current Vs Voltage When Rs decreases that makes T1 to ON Making T1  ON Makes T2 to ON (i.e Rp decreases)

Scaling Models and Scaling Factors

Device Characteristic Constant Electric Field Scaling: Device Characteristic Scaling β W / (L tox) S Current, Ids β (VDD – Vt ) 2 1/S Resistance, R VDD / Ids 1 Gate capacitance, C W L / tox Gate delay, τ RC Clock frequency, f 1/ τ Dynamic power per gate, P CV 2 f 1/S 2 Chip area, A Power density P/A Current density Ids /A

Short Channel Effect

The effective channel length Leff will be reduced due to channel-length shortening. (1) Since the channel-end voltage is equal to VDSAT, the saturation current can be found as follows: (2) The dependence of the surface electron mobility on the vertical electric field can be expressed by the following empirical formula: (3)

where is the low-field surface electron mobility and is an empirical factor. For a simple estimation of field-related mobility reduction, (3) can be approximated by (4) where is also an empirical coefficient Following the modification of the bulk charge term, the threshold voltage of the short-channel MOSFET can be written as where VT0 is the zero-bias threshold voltage calculated using the conventional long channel formula (3.23) and is the threshold voltage shift (reduction) due to the short-channel effect. Then, the bulk depletion region charge contained within the trapezoidal region is

Narrow Channel Effects MOS transistors that have channel widths W on the same order of magnitude as the maximum depletion region thickness Xdm are defined as narrow-channel devices. Similar to the short-channel effects examined earlier, the narrow-channel MOSFETs also exhibit typical characteristics which are not accounted for by the conventional General Component Analysis (GCA). For MOSFETs with small channel widths, however, the actual threshold voltage increases as a result of this extra depletion charge.

Threshold Voltage Figure: Formation of an inversion layer (channel) in an n-channel enhancement-type MOSFET In the following, physical parameters affecting the threshold voltage of a MOS structure will be examined by considering the various components of VTO. For all practical purposes, we can identify four physical components of the threshold voltage: (i) the work function difference between the gate and the channel (ii) the gate voltage component to change the surface potential (iii) the gate voltage component to offset the depletion region charge, and (iv) the voltage component to offset the fixed charges in the gate oxide and in the silicon-oxide interface.

We can calculate the depletion region charge density at surface inversion using (3.12) Note that if the substrate (body) is biased at a different voltage level than the source, which is at ground potential (reference), then the depletion region charge density can be expressed as a function of the source-to-substrate voltage VSB.

Now, we can combine all of these voltage components to find the threshold voltage. For zero substrate bias, the threshold voltage VTo is expressed as follows: For nonzero substrate bias, on the other hand, the depletion charge density term must be modified to reflect the influence of VSB upon that charge, resulting in the following generalized threshold voltage expression. The generalized form of the threshold voltage can also be written as Note that in this case, the threshold voltage differs from VTo only by an additive term. This substrate-bias term is a simple function of the material constants and of the source-to substrate voltage VSB. Thus, the most general expression of the threshold voltage VT can be found as follows: where the parameter is the substrate-bias (or body-effect) coefficient