A Primal-Dual Solution to Minimal Test Generation Problem

Slides:



Advertisements
Similar presentations
1 LP Duality Lecture 13: Feb Min-Max Theorems In bipartite graph, Maximum matching = Minimum Vertex Cover In every graph, Maximum Flow = Minimum.
Advertisements

ECE Longest Path dual 1 ECE 665 Spring 2005 ECE 665 Spring 2005 Computer Algorithms with Applications to VLSI CAD Linear Programming Duality – Longest.
Copyright Agrawal, 2011Lectures 8 and 9,: Linear Programming1 CSV881: Low-Power Design Linear Programming – A Mathematical Optimization Technique Vishwani.
An Algorithm for Diagnostic Fault Simulation Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama USA 13/29/2010IEEE LATW 10.
10/28/2009VLSI Design & Test Seminar1 Diagnostic Tests and Full- Response Fault Dictionary Vishwani D. Agrawal ECE Dept., Auburn University Auburn, AL.
Nov. 21, 2006ATS'06 1 Spectral RTL Test Generation for Gate-Level Stuck-at Faults Nitin Yogi and Vishwani D. Agrawal Auburn University, Department of ECE,
Compaction of Diagnostic Test Set for a Full-Response Dictionary Mohammed Ashfaq Shukoor Vishwani D. Agrawal 18th IEEE North Atlantic Test Workshop, 2009.
Minimum Dynamic Power CMOS Circuit Design by a Reduced Constraint Set Linear Program Tezaswi Raja Vishwani Agrawal Michael L. Bushnell Rutgers University,
Jan. 29, 2002Gaur, et al.: DELTA'021 A New Transitive Closure Algorithm with Application to Redundancy Identification Vivek Gaur Avant! Corp., Fremont,
Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama /13/2010 NATW 10 1 A Diagnostic Test Generation System.
A Diagnostic Test Generation System Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama USA Nov. 3rdITC
Instructor Neelima Gupta Table of Contents Lp –rounding Dual Fitting LP-Duality.
May 11, 2006High-Level Spectral ATPG1 High-Level Test Generation for Gate-level Fault Coverage Nitin Yogi and Vishwani D. Agrawal Auburn University Department.
May 17, 2007North Atlantic Test Workshop (NATW) 2007, May 16-18, Boxborough, Massachusetts 1 Nitin Yogi and Vishwani D. Agrawal Auburn University Department.
Nov 29th 2006MS Thesis Defense1 Minimizing N-Detect Tests for Combinational Circuits Master’s Defense Kalyana R. Kantipudi Thesis Advisor: Dr. Vishwani.
May 14, ISVLSI 09 Algorithms for Estimating Number of Glitches and Dynamic Power in CMOS Circuits with Delay Variations Jins Davis Alexander Vishwani.
Dec. 19, 2005ATS05: Agrawal and Doshi1 Concurrent Test Generation Auburn University, Department of Electrical and Computer Engineering Auburn, AL 36849,
Concurrent Test Generation Auburn University, Department of Electrical and Computer Engineering Auburn, AL 36849, USA Vishwani D. Agrawal Alok S. Doshi.
Fall 2006, Sep. 5 and 7 ELEC / Lecture 4 1 ELEC / (Fall 2006) Low-Power Design of Electronic Circuits (Formerly ELEC / )
Aug 11, 2006Yogi/Agrawal: Spectral Functional ATPG1 Spectral Characterization of Functional Vectors for Gate-level Fault Coverage Tests Nitin Yogi and.
A Two Phase Approach for Minimal Diagnostic Test Set Generation Mohammed Ashfaq Shukoor Vishwani D. Agrawal 14th IEEE European Test Symposium Seville,
Spring 08, Feb 14 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2008 Linear Programming – A Mathematical Optimization.
Approximation Algorithms
Jan. 9, 2007 VLSI Design Conference Spectral RTL Test Generation for Microprocessors Nitin Yogi and Vishwani D. Agrawal Auburn University Department.
Dec. 29, 2005Texas Instruments (India)1 Concurrent Test Generation Auburn University, Department of Electrical and Computer Engineering Auburn, AL 36849,
What is Linear Programming? A Linear Program is a minimization or maximization problem, subject to several restraints. Linear programs can be set up for.
1 Oct 24-26, 2006 ITC'06 Fault Coverage Estimation for Non-Random Functional Input Sequences Soumitra Bose Intel Corporation, Design Technology, Folsom,
Copyright Agrawal, 2007 ELEC6270 Fall 07, Lecture 8 1 ELEC 5270/6270 Fall 2007 Low-Power Design of Electronic Circuits Linear Programming – A Mathematical.
Using Hierarchy in Design Automation: The Fault Collapsing Problem Raja K. K. R. Sandireddy Intel Corporation Hillsboro, OR 97124, USA
Independence Fault Collapsing
Jan 6-10th, 2007VLSI Design A Reduced Complexity Algorithm for Minimizing N-Detect Tests Kalyana R. Kantipudi Vishwani D. Agrawal Department of Electrical.
Aug. 13, 2005Mudlapur et al.: VDAT'051 A Novel Random Access Scan Flip-Flop Design Anand S. Mudlapur Vishwani D. Agrawal (Speaker) Adit D. Singh Department.
March 17, 2008Southeastern Symposium on System Theory (SSST) 2008, March 16-18, New Orleans, Louisiana 1 Nitin Yogi and Dr. Vishwani D. Agrawal Auburn.
Using Hierarchy in Design Automation: The Fault Collapsing Problem Raja K. K. R. Sandireddy Intel Corporation Hillsboro, OR 97124, USA
Jan. 6, 2006VLSI Design '061 On the Size and Generation of Minimal N-Detection Tests Kalyana R. Kantipudi Vishwani D. Agrawal Department of Electrical.
February 4, 2009Shukoor: MS Thesis Defense1 Fault Detection and Diagnostic Test Set Minimization Master’s Defense Mohammed Ashfaq Shukoor Dept. of ECE,
Independence Fault Collapsing and Concurrent Test Generation Thesis Advisor: Vishwani D. Agrawal Committee Members: Victor P. Nelson, Charles E. Stroud.
Oct. 5, 2001Agrawal, Kim and Saluja1 Partial Scan Design With Guaranteed Combinational ATPG Vishwani D. Agrawal Agere Systems Processor Architectures and.
Linear Programming – Max Flow – Min Cut Orgad Keller.
March 6, th Southeastern Symposium on System Theory1 Transition Delay Fault Testing of Microprocessors by Spectral Method Nitin Yogi and Vishwani.
Diagnostic and Detection Fault Collapsing for Multiple Output Circuits Raja K. K. R. Sandireddy and Vishwani D. Agrawal Dept. Of Electrical and Computer.
Spring 07, Mar 13, 15 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Linear Programming – A Mathematical Optimization.
Approximating Minimum Bounded Degree Spanning Tree (MBDST) Mohit Singh and Lap Chi Lau “Approximating Minimum Bounded DegreeApproximating Minimum Bounded.
Muralidharan Venkatasubramanian Vishwani D. Agrawal
Approximation Algorithms Department of Mathematics and Computer Science Drexel University.
26 th International Conference on VLSI January 2013 Pune,India Optimum Test Schedule for SoC with Specified Clock Frequencies and Supply Voltages Vijay.
Approximation Algorithms Department of Mathematics and Computer Science Drexel University.
Spring 2014, Feb 26...ELEC 7770: Advanced VLSI Design (Agrawal)1 ELEC 7770 Advanced VLSI Design Spring 2014 Linear Programming – A Mathematical Optimization.
Lecture.6. Table of Contents Lp –rounding Dual Fitting LP-Duality.
DPPM for Analog and RF Circuits Vishwani D. Agrawal Auburn University, Auburn, AL 36849, USA Suraj Sindia Intel Corporation, Hillsboro,
Spring 2010, Feb 22...ELEC 7770: Advanced VLSI Design (Agrawal)1 ELEC 7770 Advanced VLSI Design Spring 2010 Linear Programming – A Mathematical Optimization.
Approximation Algorithms based on linear programming.
The minimum cost flow problem
6.5 Stochastic Prog. and Benders’ decomposition
The Simplex Method The geometric method of solving linear programming problems presented before. The graphical method is useful only for problems involving.
VLSI Testing Lecture 6: Fault Simulation
Computability and Complexity
ELEC 7770 Advanced VLSI Design Spring 2016 Linear Programming – A Mathematical Optimization Technique Vishwani D. Agrawal James J. Danaher Professor ECE.
Chap 9. General LP problems: Duality and Infeasibility
Polyhedron Here, we derive a representation of polyhedron and see the properties of the generators. We also see how to identify the generators. The results.
Pattern Compression for Multiple Fault Models
The Simplex Method: Standard Minimization Problems
Fast Computation of Symmetries in Boolean Functions Alan Mishchenko
Polyhedron Here, we derive a representation of polyhedron and see the properties of the generators. We also see how to identify the generators. The results.
Fault Collapsing via Functional Dominance
ELEC 5270/6270 Spring 2013 Low-Power Design of Electronic Circuits Linear Programming – A Mathematical Optimization Technique Vishwani D. Agrawal James.
The Simplex Method The geometric method of solving linear programming problems presented before. The graphical method is useful only for problems involving.
Chapter 5. The Duality Theorem
VLSI Testing Lecture 4: Testability Analysis
Theorems on Redundancy Identification
Presentation transcript:

A Primal-Dual Solution to Minimal Test Generation Problem Mohammed Ashfaq Shukoor Vishwani D. Agrawal Auburn University, Department of Electrical and Computer Engineering Auburn, AL 36849, USA 12th IEEE VLSI Design and Test Symposium, 2008, Bangalore January 16, 2019 January 16, 2019 VDAT '08 VDAT '08 1

Problem Statement To find a minimal set of vectors to cover all stuck-at faults in a combinational circuit January 16, 2019 VDAT '08

A Known Method: Test Minimization ILP[1] vj is a variable assigned to each of the J vectors with the following meaning: If vj = 1, then vector j is included in the minimized vector set If vj = 0, then vector j is not included in the minimized vector set Objective: minimize constant akj is 1 only if the fault k is detected by vector j, else it is 0 (1) Subject to conditions: Fault number ( k) Vector number ( j ) 1 2 3 4 . . . . . J 1 . 2 3 4 K (2) k = 1, 2, . . . , K vj integer [0, 1], j = 1, 2, . . . , J (3) K is the number of faults in a combinational circuit J is the number of vectors in the unoptimized vector set [1] P. Drineas and Y. Makris, “Independent Test Sequence Compaction through Integer Programming,” Proc. International Conf. Computer Design, 2003, pp. 380–386. January 16, 2019 January 16, 2019 VDAT '08 VDAT '08 3

Motivation When test minimization is performed over an exhaustive set of vectors, the ILP solution is the smallest possible test set. For most circuits exhaustive vector sets are impractical. We need a method to find a non-exhaustive vector set for which the test minimization ILP will give a minimal test set. January 16, 2019 January 16, 2019 VDAT '08 VDAT '08 4

Definitions Independent Faults [2]: Independent Fault Set (IFS) [2]: Two faults are independent if and only if they cannot be detected by the same test vector. T(f1) T(f2) T(f1) T(f2) f1 and f2 are independent f1 and f2 are not independent Independent Fault Set (IFS) [2]: An IFS contains faults that are pair-wise independent. [2] S. B. Akers, C. Joseph, and B. Krishnamurthy, “On the Role of Independent Fault Sets in the Generation of Minimal Test Sets,” Proc. International Test Conf., 1987, pp. 1100–1107. January 16, 2019 January 16, 2019 VDAT '08 VDAT '08 5

Independence Graph Independence graph: Nodes are faults and and an edge between two nodes means that the corresponding faults are independent. Example: c17[3]. An Independent Fault Set (IFS) is a maximum clique in the graph. Size of IFS is a lower bound on test set size (Akers et al., ITC-87) 1 2 4 5 1 2 4 5 3 10 11 6 7 8 9 6 7 8 9 [3] A. S. Doshi and V. D. Agrawal, “Independence Fault Collapsing,” Proc. 9th VLSI Design and Test Symp., Aug. 2005, pp. 357-364. January 16, 2019 January 16, 2019 VDAT '08 VDAT '08 6

New Definitions Conditionally Independent Faults: Two faults, detectable by vector set V, are conditionally independent with respect to the vector set V if no vector in the set detects both faults. Conditionally Independent Fault Set (CIFS): For a given vector set, a subset of all detectable faults in which no pair of faults can be detected by the same vector, is called a conditionally independent fault set (CIFS). Conditional Independence Graph: An independence graph in which the independence relations between faults are relative to a vector set is called a conditional independence graph January 16, 2019 January 16, 2019 VDAT '08 VDAT '08 7

Primal and Dual Problems[4] An optimization problem in an application may be viewed from either of two perspectives, the primal problem or the dual problem These two problems share a common set of coefficients and constants. If the primal minimizes one objective function of one set of variables then its dual maximizes another objective function of the other set of variables Duality theorem states that if the primal problem has an optimal solution, then the dual also has an optimal solution, and the optimized values of the two objective functions are equal. [4] G. Strang, Linear Algebra and Its Applications, Fort Worth: Harcourt Brace Javanovich College Publishers, third edition, 1988. January 16, 2019 VDAT '08

Dual ILP Formulation maximize Subject to, integer [0, 1], k = 1, 2, . . . , K fk j = 1, 2, . . . , J (5) (6) (4) fk is a variable assigned to each of the K faults with the following meaning, If fk = 1, then fault k is included in the fault set If fk = 0, then fault k is not included in the fault set Theorem 1: A solution of the dual ILP of 4, 5 and 6 provides a largest conditionally independent fault set (CIFS) with respect to the vector set V. January 16, 2019 January 16, 2019 VDAT '08 VDAT '08 9

Theorem 2: For a combinational circuit, suppose V1 and V2 are two vector sets such that and V1 detects all detectable faults of the circuit. If CIFS(V1) and CIFS(V2) are the largest CIFS with respect to V1 and V2, respectively, then |CIFS(V1)| ≥ |CIFS(V2)|. 1 2 4 5 6 7 8 9 10 11 3 |CIFS(V1)| = 5 Conditional Independence Graph for vector set V1 1 2 3 4 5 6 7 8 9 10 11 |CIFS(V2)| = 4 Conditional Independence Graph for vector set V2 January 16, 2019 January 16, 2019 VDAT '08 VDAT '08 10

Primal Dual ILP Algorithm for Test Minimization Generate an initial vector set to detect all (or most) faults Obtain diagnostic matrix (conditional independence graph) by fault simulation without fault dropping Solve dual ILP to determine CIFS. Go to 6 if CIFS has converged Augment vector set by additional tests for CIFS Go to step 2 Solve primal ILP for final compacted vector set January 16, 2019 January 16, 2019 VDAT '08 VDAT '08 11

Example 1: c1355 Problem type Iteration number No. of vectors ATPG CPU s Fault sim. CIFS size No. of min. vectors ILP Dual 1 2 3 114 507 903 0.033 0.085 0.333 1.517 2.683 85 84 0.24 0.97 1.91 Primal 3.38 SUN Fire 280R, 900 MHz Dual Core machine January 16, 2019 January 16, 2019 VDAT '08 VDAT '08 12

Example 2: c2670 Problem type Iteration number No. of vectors ATPG CPU s Fault sim. CIFS size No. of min. vectors ILP Dual 1 2 3 4 5 6 7 8 9 10 11 12 194 684 1039 1424 1738 2111 2479 2836 3192 3537 3870 4200 2.167 1.258 1.176 1.168 1.136 1.128 1.112 1.086 1.073 1.033 1.048 3.670 5.690 6.895 8.683 10.467 12.333 14.183 15.933 17.717 19.267 20.983 22.600 102 82 79 78 76 74 73 72 70 1.99 3.22 7.90 3.69 5.89 7.43 7.16 8.45 9.81 10.90 12.02 13.44 Primal 316.52 SUN Fire 280R, 900 MHz Dual Core machine January 16, 2019 January 16, 2019 VDAT '08 VDAT '08 13

Comparing primal_LP–dual_ILP solution with LP-alone solution Circuit Name Lower bound on vectors LP-alone minimization [5] Primal-dual minimization [this paper] Unopt. vectors LP CPU s Minimized vectors Total CPU s c432 27 608 2.00 36 983 5.52 31 c499 52 379 1.00 221 1.35 c880 13 1023 31.00 28 1008 227.21 25 c1355 84 755 5.00 507 1.95 c1908 106 1055 8.00 107 728 2.50 c2670 44 959 9.00 1039 17.41 79 c3540 78 1971 197.00 105 2042 276.91 95 c5315 37 1079 464.00 72 1117 524.53 67 c6288 6 243 78.00 18 258 218.9 17 c7552 65 2165 151.00 145 2016 71.21 139 SUN Fire 280R, 900 MHz Dual Core machine [5] K. R. Kantipudi and V. D. Agrawal, “A Reduced Complexity Algorithm for Minimizing N-Detect Tests,” Proc. 20th International Conf. VLSI Design, Jan. 2007, pp. 492–497. January 16, 2019 January 16, 2019 VDAT '08 VDAT '08 14

Conclusion Future Work A new algorithm based on primal dual ILP is introduced for test optimization. The dual ILP helps in obtaining proper vectors, which then can be optimized by the primal ILP. Future Work According to Theorem 2, CIFS must converge to IFS as the vector set approaches the exhaustive set. We should explore strategies for generating vectors for the dual problem in order to have the CIFS quickly converge to IFS before vector set becomes exhaustive. A useful application of the dual ILP and the conditionally independent fault set (CIFS), we believe, is in fault diagnosis. We hope to explore that in the future. January 16, 2019 January 16, 2019 VDAT '08 VDAT '08 15

Thank you … January 16, 2019 January 16, 2019 VDAT '08 VDAT '08 16