TPC electronics Atsushi Taketani 20090410.

Slides:



Advertisements
Similar presentations
1 ACTAR meeting – Santiago March 2008 Requirements Features required not available in standard ASICs for HEP: Auto-triggerable. Large dynamic range. Low.
Advertisements

Specific requirements for analog electronics of a high counting rate TRD Vasile Catanescu NIHAM - Bucharest CBM 10th Collaboration Meeting Sept 25 – 28,
SKIROC New generation readout chip for ECAL M. Bouchel, J. Fleury, C. de La Taille, G. Martin-Chassard, L. Raux, IN2P3/LAL Orsay J. Lecoq, G. Bohner S.
A scalable DAQ system using the DRS4 sampling chip H.Friederich 1, G.Davatz 1, U.Hartmann 2, A.Howard 1, H.Meyer 1, D.Murer 1, S.Ritt 2, N.Schlumpf 2 1.
Front-end electronics for Time Projection Chamber I.Konorov Outlook:  TPC requirements  TPC readout options  Options for TPC FE chips  Prototype TPC.
ACTAR Nov 05 Lolly Pollacco CEA Saclay Front End Electronics for ACTAR.
20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.
PHENIX Vertex Tracker Atsushi Taketani for PHENIX collaboration RIKEN Nishina Center RIKEN Brookhaven Research Center 1.Over view of Vertex detector 2.Physics.
6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.
Ivan Peric, Monolithic Detectors for Strip Region 1 CMOS periphery.
Mathieu Goffe EUDET JRA1 meeting, DESY Wednesday 30 January 2008 IPHC, 23 rue du Loess BP 28, 67037, Strasbourg Cedex 02, France.
Second generation Front-end chip for H-Cal SiPM readout : SPIROC DESY Hamburg – le 13 février 2007 M. Bouchel, F. Dulucq, J. Fleury, C. de La Taille, G.
Prototype Test of SPring-8 FADC Module Da-Shung Su Wen-Chen Chang 02/07/2002.
PHENIX Silicon Pixel Detector Construction, Operation, and the first Results Atsushi Taketani RIKEN Nishina center RIKEN Brookhaven Research Center Outline.
MR (7/7/05) T2K electronics Beam structure ~ 8 (9?) bunches / spill bunch width ~ 60 nsec bunch separation ~ 600 nsec spill duration ~ 5  sec Time between.
Readout ASIC for SiPM detector of the CTA new generation camera (ALPS) N.Fouque, R. Hermel, F. Mehrez, Sylvie Rosier-Lees LAPP (Laboratoire d’Annecy le.
P. Baron CEA IRFU/SEDI/LDEFACTAR WORKSHOP Bordeaux (CENBG) June 17, Functionality of AFTER+ chip applications & requirements At this time, AFTER+
Pixel hybrid status & issues Outline Pixel hybrid overview ALICE1 readout chip Readout options at PHENIX Other issues Plans and activities K. Tanida (RIKEN)
Front End Circuit.. CZT FRONT END ELECTRONICS INTERFACE CZTASIC FRONT END ELECTRONICS TO PROCESSING ELECTRONICS -500 V BIAS+/-2V +/-15V I/O signal.
P. Baron CEA IRFU/SEDI/LDEFACTAR Meeting Santiago de Compostela March 11, A review of AFTER+ chip Its expected requirements At this time, AFTER+
ASIC R&D at Fermilab R. Yarema October 30, Long Range Planning Committee2 ASICs are Critical to Most Detector Systems SVX4 – CDF & DO VLPC readout.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 1.
January 31, MICE DAQ MICE and ISIS Introduction MICE Detector Front End Electronics Software and MICE DAQ Architecture MICE Triggers Status and Schedule.
Valerio Re, Massimo Manghisoni Università di Bergamo and INFN, Pavia, Italy Jim Hoff, Abderrezak Mekkaoui, Raymond Yarema Fermi National Accelerator Laboratory.
Vendredi 18 décembre 2015 Status report on SPIROC chips Michel Bouchel, Stéphane Callier, Frédéric Dulucq, Julien Fleury, Gisèle Martin- Chassard, Christophe.
Front-End Electronics for PHENIX Time Expansion Chamber W.C. Chang Academia Sinica, Taipei 11529,Taiwan A. Franz, J. Fried, J. Gannon, J. Harder, A. Kandasamy,
L.Royer– Calice LLR – Feb Laurent Royer, J. Bonnard, S. Manen, P. Gay LPC Clermont-Ferrand R&D pole MicRhAu dedicated to High.
SPIROC update Felix Sefkow Most slides from Ludovic Raux HCAL main meeting April 18, 2007.
Sampling chip psTDC_02 Jean-Francois Genat – Herve Grabas Mary Heinz – Eric Oberla 1/27/ psTDC_02 presentation.
Fermilab Silicon Strip Readout Chip for BTEV
Pixel detector development: sensor
ILD/ECAL MEETING 2014, 東京大学, JAPAN
Pixel Atsushi Taketani RIKEN RIKEN Brookhaven Research Center 1.Overview of Pixel subsystem 2.Test beam 3.Each Components 4.Schedule 5.Summary.
Click to edit Master subtitle style Presented By Mythreyi Nethi HINP16C.
.1PXL READOUT STAR PXL READOUT requirement and one solution Xiangming Sun.
Atsushi Taketani 2005/06/03 VTX meeting 1 PIXEL BUS status 1.Circuit design 2.Design rule and design 3.Schedule.
VMM Update Front End ASIC for the ATLAS Muon Upgrade V. Polychronakos BNL RD51 - V. Polychronakos, BNL10/15/131.
DAQ Selection Discussion DAQ Subgroup Phone Conference Christopher Crawford
Technical status of the Gossipo-3 : starting point for the design of the Timepix-2 March 10, Vladimir Gromov NIKHEF, Amsterdam, the Netherlands.
Pixel structure in Timepix2 : practical limitations June 15, Vladimir Gromov NIKHEF, Amsterdam, the Netherlands.
H. Krüger, , DEPFET Workshop, Heidelberg1 System and DHP Development Module overview Data rates DHP function blocks Module layout Ideas & open questions.
C.Beigbeder, D.Breton, M.El Berni, J.Maalmi, V.Tocut – LAL/In2p3/CNRS L.Leterrier, S. Drouet - LPC/In2p3/CNRS P. Vallerand - GANIL/CNRS/CEA SuperB -Collaboration.
ASAD Workshop Saclay (CEA Irfu) November 25, AGET circuit: Application Information actar.
DAQ and Trigger for HPS run Sergey Boyarinov JLAB July 11, Requirements and available test results 2. DAQ status 3. Trigger system status and upgrades.
Understanding of SKIROC performance T. Frisson (LAL) On behalf of the SiW ECAL team Special thanks to the electronic and DAQ experts: Stéphane Callier,
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
The AGET chip Circuit overview, First data & Status
DAQ ACQUISITION FOR THE dE/dX DETECTOR
Jinfan Chang Experimental Physics Center , IHEP Feb 18 , 2011
ASIC PMm2 Pierre BARRILLON, Sylvie BLIN, Selma CONFORTI,
CTA-LST meeting February 2015
Readout System of the CMS Pixel Detector
Iwaki System Readout Board User’s Guide
Silicon Pixel Detector for the PHENIX experiment at the BNL RHIC
PADME L0 Trigger Processor
HV-MAPS Designs and Results I
A First Look J. Pilcher 12-Mar-2004
Status of n-XYTER read-out chain at GSI
Example of DAQ Trigger issues for the SoLID experiment
STATUS OF SKIROC and ECAL FE PCB
BESIII EMC electronics
SKIROC status CERN – CALICE/EUDET electronic & DAQ meeting – 22/03/2007 Presented by Julien Fleury.
Jean-Francois Genat – Herve Grabas Mary Heinz – Eric Oberla
The CMS Tracking Readout and Front End Driver Testing
PID meeting Mechanical implementation Electronics architecture
Multi Chip Module (MCM) The ALICE Silicon Pixel Detector (SPD)
The Ohio State University USCMS EMU Meeting, FNAL, Oct. 29, 2004
Fiber Optic Transciever Buffer
Preliminary design of the behavior level model of the chip
Presentation transcript:

TPC electronics Atsushi Taketani 20090410

Contents PHENIX Pixel Detector System SAMURAI TPC electronics What will RIKEN do? Issue CAEN WS http://groups.nscl.msu.edu/tpc/wiki/doku.php?id=get_collaboration_meeting_march_10-13_2009 TPC Wiki http://groups.nscl.msu.edu/tpc/wiki/doku.php?id=electronics 20090410

PIXEL (Sensor and Readout) Readout by ALICE_LHCB1 chip Amp + Discriminator / channel Bump bonded to each pixel Running 10MHz clock ( RHIC 106nsec ) Digital buffer for each channel > 4msec depth Trigger capability > FAST OR logic for each crossing 4 event buffer after L1 trigger Pixel size( x z)  50 µm x 425 µm Sensor Thickness 200mm r = 1.28cm, z = 1.36 cm (Active area) 256 x 32 = 8192 channel / sensor 4 chip / sensor 4 sensor / stave 20090410 3

Pixel Readout Overview 60cm 11cm Half stave Bus (25cm ) + Extender (<35cm) 4*32 bit data bus is needed 20090410 4

Feature at PHENIX Almost not dead time with up to 20KHz trigger rate. Timing distribution system Level 1 Trigger decision takes 4 micro second. All channel data mush be hold until Level 1 trigger decision. Level 2 trigger by software is implemented. 20090410

TPC System Similar to the PEHNIX DAQ model System will be developed among the collaboration. But Need to modify or adjust to the RIBF system. 20090410

20090410

20090410

20090410

20090410

AGET: Architecture AGET Slow Control. Power on reset. Test mode: Serial Interface Mode CK In Test CSA;CR;SCAin (N°1) Asic “Spy” Mode Readout SCA MANAGER SLOW CONTROL W / R TEST Power on Reset [+ indisc] AGET 512 cells SCA FILTER tpeak CSA 1 channel x72in ADC Charge range DAC Discri inhibit BUFFER x76 Hit register Σ 72 discri. SCAwrite Trigger pulse Slow Control. Power on reset. Test mode: calibration or test [channel/channel] functional [72 channels on one shot] Spy mode (cx 1). 12-bit ADC [ADS6422] Main features for AGET 72 Analog Channels: Analog part + Sampling Capacitor Array. Main features for the channel Input Current Polarity: positive or negative. CSA + PZC + Filter (semi-Gaussian order 2). [Possibility to bypass the CSA]. SCA: 512 analog memory cells [new!! + 1 for internal logical operation facility]. Auto Triggering: discriminator + threshold (DAC) + inhibition. Main features for the readout Trigger[ Analog OR of the 72 discri. ] & SCA analog data => Same ADC channel. 4 SCA readout modes. Address of the hit channel(s) [read & write]. 20090410

What RIKEN will do in short term Quality Assurance of AGET chips 1500-5000 chips will be produced. Assume 10 min/per chip, 5000 chips, it will take 50000min =833 hours=104days=5month Need to develop a QA system with other collaborator. QA skill is very useful to operate system. 20090410

What man power need Good electrical engineer or Physicist who is expert of the electronics Need a good technician or buy man power from company (人材派遣または請負契約) 20090410

Long term Issue It is not necessary to solve soon. Trigger scheme is not matched with current DAQ system. Pipeline buffer with 4 micro sec of trigger latency. Man power Budget How to pay electronics production fee. 20090410