Intervenant - date Requirement Refinement to Test Case Generation for Embedded Railway Control Systems by : Ying YANG 09/06/2011 Ph.D Student French institute.

Slides:



Advertisements
Similar presentations
1 Verification by Model Checking. 2 Part 1 : Motivation.
Advertisements

UNIT 8: Synthesis Basics
Sugar 2.0 Formal Specification Language D ana F isman 1,2 Cindy Eisner 1 1 IBM Haifa Research Laboratory 1 IBM Haifa Research Laboratory 2 Weizmann Institute.
Slide 1 Insert your own content. Slide 2 Insert your own content.
© 2005 by Prentice Hall Chapter 13 Finalizing Design Specifications Modern Systems Analysis and Design Fourth Edition Jeffrey A. Hoffer Joey F. George.
1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 1 Embedded Computing.
1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 7 System Design Techniques.
Credit hours: 4 Contact hours: 50 (30 Theory, 20 Lab) Prerequisite: TB143 Introduction to Personal Computers.
Introduction to Metview
Facebook Part III How to Use the Features of Facebook Patrick Therrien Technology & Education Training Specialist.
0 - 0.
Addition Facts
Making the System Operational
Managing data using CSPro
BALANCING 2 AIM: To solve equations with variables on both sides.
Modeling Software Systems Lecture 2 Book: Chapter 4.
Excel Functions. Part 1. Introduction 2 An Excel function is a formula or a procedure that is performed in the Visual Basic environment, outside the.
Teacher/Mentor Institute Using the Cortex Chuck Powell.
Managing Your Site – Lesson 61 Managing Your Site Lesson 6.
INTRUSION ALARM TECHNOLOGY
Telecommunications & Networking
Section 9.1 Computers in Marketing
Electric Bus Management System
State Machines March 18, Compositional Systems | Summary Composition is a powerful way to build complex systems. PCAP framework to manage complexity.
Chapter 1 Introduction to the Programmable Logic Controllers.
Chapter 18 Methodology – Monitoring and Tuning the Operational System Transparencies © Pearson Education Limited 1995, 2005.
1 1 Mechanical Design and Production Dept, Faculty of Engineering, Zagazig University, Egypt. Mechanical Design and Production Dept, Faculty of Engineering,
Switching circuits Composed of switching elements called “gates” that implement logical blocks or switching expressions Positive logic convention (active.
Digital CMOS Logic Circuits
Introduction to Logic Gates
Computer Science 210 Computer Organization Introduction to Logic Circuits.
The scale of IC design Small-scale integrated, SSI: gate number usually less than 10 in a IC. Medium-scale integrated, MSI: gate number ~10-100, can operate.
Digital Electronics Lecture 2 Logic Gates. Lecture 2 outline Announcement:
Other Gate Types COE 202 Digital Logic Design Dr. Aiman El-Maleh
Code Generation in CDE Remi Lequette ILOG.
DE2-115 Control Panel - Part I
Component-Based Software Engineering Main issues: assemble systems out of (reusable) components compatibility of components.
Delegated Admin Tool Edit User Profile Training Module.
1© DATOS Computer AG – The Framework for higher Efficiency Tool Catalogs Documents + Planning Assembly + Logistics Storage Systems Job.
Formal models of design 1/28 Radford, A D and Gero J S (1988). Design by Optimization in Architecture, Building, and Construction, Van Nostrand Reinhold,
Executional Architecture
Installing Windows XP Professional and Recovery Console
Addition 1’s to 20.
Test B, 100 Subtraction Facts
Week 1.
Chapter 10: The Traditional Approach to Design
Systems Analysis and Design in a Changing World, Fifth Edition
1 Unit 1 Kinematics Chapter 1 Day
A lesson approach © 2011 The McGraw-Hill Companies, Inc. All rights reserved. a lesson approach Microsoft® PowerPoint 2010 © 2011 The McGraw-Hill Companies,
From Model-based to Model-driven Design of User Interfaces.
ECE 424 – Introduction to VLSI
Temporal Logic and the NuSMV Model Checker CS 680 Formal Methods Jeremy Johnson.
CS6133 Software Specification and Verification
UPPAAL Introduction Chien-Liang Chen.
Blue Bear Systems Research Hardware Architectures for Distributed Agents Dr Simon Willcox 24 th Soar Workshop 9 th – 11 th June 2004 Building 32, Twinwoods.
Digital Design Haldun Hadimioglu Computer and Information Science 3/30/2003 CS 2204 Laboratory.
Maxwell Control Panel Use these buttons to page forward and backward Section Two.
Systems Approach Burglar Alarm Project PROBLEM SITUATION DESIGN
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Lecture 12 – Design Procedure.
COE4OI5 Engineering Design. Copyright S. Shirani 2 Course Outline Design process, design of digital hardware Programmable logic technology Altera’s UP2.
CSE 219 Computer Science III Program Design Principles.
Framework for the Development and Testing of Dependable and Safety-Critical Systems IKTA 065/ Supported by the Information and Communication.
Safety-Critical Systems 5 Testing and V&V T
Universität Dortmund Chapter 6A: Validation Simulation and test pattern generation (TPG) EECE **** Embedded System Design.
- 1 -  P. Marwedel, Univ. Dortmund, Informatik 12, 05/06 Universität Dortmund Validation - Formal verification -
Verification & Validation By: Amir Masoud Gharehbaghi
6/12/20161 a.a.2015/2016 Prof. Anna Labella Formal Methods in software development.
SCADA for Remote Industrial Plant
ACOE347 – Data Acquisition and Automation Systems
CSE 503 – Software Engineering
Presentation transcript:

Intervenant - date Requirement Refinement to Test Case Generation for Embedded Railway Control Systems by : Ying YANG 09/06/2011 Ph.D Student French institute of science and technology for transport, development and networks (IFSTTAR) Lille, France

Intervenant - date Content Introduction and background Formal specification –Requirement refinement method –A case study Formal verification –Method of conformance testing - a framework

Intervenant - date Content Introduction and background Formal specification –Requirement refinement method –A case study Formal verification –Method of conformance testing - a framework

Intervenant - date FERROCOTS project Cabling technology using relay panels Cabling technology using relay panels Railway command- control systems Cabling technology Use of electronic cards with simple logic gates, transistors, diodes and analog circuits to perform logic functions. Disadvantages Difficult to update the functions Weight Cost Disadvantages Difficult to update the functions Weight Cost 1

Intervenant - date FERROCOTS project COTS-based technology COTS-based technology Railway command- control systems FPGA COTS-based technology Use of Commercial-Off-The-Shelf (COTS) components a COTS is a programmable piece of hardware called High Speed Field-Programmable Gate Array (FPGA). Space-, Weight-, Cost-saving, Flexible Easily maintained Reuse of components Cabling technology using relay panels Cabling technology using relay panels 2

Intervenant - date Content Introduction and background Formal specification –Requirement refinement method –A case study Formal verification –Method of conformance testing - a framework

Intervenant - date Transformation from informal to formal requirement 3 What we want: Formal specification –Describe what the system should do –By building a rigorous mathematical model How to get formal models: Transformation from informal to formal requirement Formal models Requirement list Rn: R2: R1: fonction requirement Transformation Traceability

Intervenant - date Requirement refinement method Objective and introduction Properties Requirement document Raw requirements Formalization Refined requirements Refinement Analyze Verification Requirement refinement method: A progressive transformation Assure the requirement traceability Formal verification : model-checking test/simulation 4

Intervenant - date Process1: requirement refinement process Three refinement patterns Refinement patterns: –«Clarify» –«Split» AND/OR/XOR –«Modify» «Add» «Remove» «Change» 5 Activity diagram of requirement refinement process

Intervenant - date Process 1: requirement refinement process Intro SysML SysML –Modeling for system engineering –Inspirited by UML 2 Requirement diagram 6

Intervenant - date Process1: requirement refinement process New stereotypes defined SysML profile diagram with new stereotypes and their attributes defined 7 Stereotypes Refinement patterns «ClarifyReq»«Clarify» «SplitReq» AND/OR/XOR «Split» AND/OR/XOR «ModifyReq» add/remove/ change «Modify» add/remove»/ change

Intervenant - date Process 2: requirement formalization process Formal framework-CTL* Formal framework: a temporal logic CTL* –Classical logic + operators with time –A superset of CTL (Computation Tree Logic) et LTL (Linear Time Logic) Why? –For formal verification Model checking / test –Intuitive logic Logic operators directly mapped to natural language words, like Globally, Finally 8

Intervenant - date Path operators X (next), F (future), U (until), G (globally)… |= G p State operators A (always) Aφ: the formula φ must hold on every path. R: the train doors can be opened only when the train speed 2km/h AG(dooropen trainspeed 2km/h). 9 Process 2: requirement formalization process Formal framework-CTL*

Intervenant - date Case study Train Door Control system COTS (FPGA) central console series of subsystems Sensors Alarms Fire detection Door (un)locking … Local command General command 10 Inputs when a passenger push the button to open one of the doors in the right side of train, the COTS receives a local command, then it verify whether authorization of right-hand doors is true…

Intervenant - date The requirement of generating the authorization of door opening is described as follows: –1) some buttons can allow the driver to generate the authorization for door opening. a) A push button for cancelling the signal of closing the right-hand doors, which is located on the console. b) A push button for cancelling the signal of closing the left-hand doors, which is located on the console. c) A push button for cancelling the signal of closing the right-hand doors, which is located near the right side of the window in the driving cabin. d) A push button for cancelling the signal of closing the left-hand doors, which is located near the left side of the window in the driving cabin. –2) When the train speed is 2km/h, if the doors are closed and locked, the doors can be authorized to be opened. 11 Case study Train Door Control system

Intervenant - date 12 1)some buttons can allow the driver to generate the authorization for door opening. a) A push button for cancelling the signal of closing the right-hand doors, which is located on the console. b) A push button for cancelling the signal of closing the left-hand doors, which is located on the console. c) A push button for cancelling the signal of closing the right-hand doors, which is located near the right side of the window in the driving cabin. d) A push button for cancelling the signal of closing the left-hand doors, which is located near the left side of the window in the driving cabin. 2) When the train speed is 2km/h, if the doors are closed and locked, the doors can be authorized to be opened. 1)some buttons can allow the driver to generate the authorization for door opening. a) A push button for cancelling the signal of closing the right-hand doors, which is located on the console. b) A push button for cancelling the signal of closing the left-hand doors, which is located on the console. c) A push button for cancelling the signal of closing the right-hand doors, which is located near the right side of the window in the driving cabin. d) A push button for cancelling the signal of closing the left-hand doors, which is located near the left side of the window in the driving cabin. 2) When the train speed is 2km/h, if the doors are closed and locked, the doors can be authorized to be opened.

Intervenant - date R1.1.3 is formalized by P1.1.3 its variables: PB(C-CD-R)_1: push button 1 for cancelling the signal of closing the right-hand doors PB(C-CD-R)_2 : push button 2 for cancelling the signal of closing the right-hand doors AU-OD-R : authorization for opening right-hand doors P1.1.3 : 13 Case study Train Door Control system

Intervenant - date P1.1.4 similar to P Case study Train Door Control system

Intervenant - date R1.3.1 is formalized by P1.3.1 its variables : TS: the train speed is 2km/h door_R: the set of all the right-hand doors close_R and lock_R: the state of right- hand doors AU-OD-R : authorization for opening right-hand doors P1.3.1 : P1.3.2 : 15 Case study Train Door Control system

Intervenant - date 16 Case study Train Door Control system

Intervenant - date Content Introduction and background Formal specification –Requirement refinement method –A case study Formal verification –Method of conformance testing - a framework

Intervenant - date Conformance testing - a framework Verification Phase 17 Properties Formalization Refined requirements Testing process Specification Phase Model- checking Testing

Intervenant - date JING YANG IFSTTAR, ESTAS, F Villeneuve dAscq, France