Prometeo Workshop on Front-end electronics for gamma and complementary detector systems 17 th -18 th November 2011 – IFIC (Valencia) Diego Barrientos.

Slides:



Advertisements
Similar presentations
Chapter 3: Introduction to Data Communications and Networking
Advertisements

By Sunil G. Kulkarni, SO/F, Pelletron-Linac Facility, BARC-TIFR. 21/01/2011 ASET.
Nios Multi Processor Ethernet Embedded Platform Final Presentation
Progress With iBOBs at Jodrell Bits & Bytes Meeting, JBO, th Dec 2007 Jonathan Hargreaves Electronic Engineer, Jodrell Bank Observatory.
1  1998 Morgan Kaufmann Publishers Interfacing Processors and Peripherals.
TileCal Optical Multiplexer Board 9U VME Prototype Cristobal Cuenca Almenar IFIC (Universitat de Valencia-CSIC)
ESODAC Study for a new ESO Detector Array Controller.
Prometeo Workshop (Valencia) November 17-18, 2011 A. Boujrad NUMEXO2 Mother Board Design Status Exogam Collaboration Abderrahman BOUJRAD GANIL France.
An ATCA and FPGA-Based Data Processing Unit for PANDA Experiment H.XU, Z.-A. LIU,Q.WANG, D.JIN, Inst. High Energy Physics, Beijing, W. Kühn, J. Lang, S.
Reliable Data Storage using Reed Solomon Code Supervised by: Isaschar (Zigi) Walter Performed by: Ilan Rosenfeld, Moshe Karl Spring 2004 Part A Final Presentation.
29 April 2005 Part B Final Presentation Peripheral Devices For ML310 Board Project name : Spring Semester 2005 Final Presentation Presenting : Erez Cohen.
Reliable Data Storage using Reed Solomon Code Supervised by: Isaschar (Zigi) Walter Performed by: Ilan Rosenfeld, Moshe Karl Spring 2004 Midterm Presentation.
Workshop Front-End Electronics for gamma and complementary detector systems IFIC - Valencia (Spain) 17 th ~ 18 th of November 2011 PROMETEO.
Detector Array Controller Based on First Light First Light PICNIC Array Mux PICNIC Array Mux Image of ESO Messenger Front Page M.Meyer June 05 NGC High.
CHAPTER 9: Input / Output
Lecture 7 Lecture 7: Hardware/Software Systems on the XUP Board ECE 412: Microcomputer Laboratory.
- Software block schemes & diagrams - Communications protocols & data format - Conclusions EUSO-BALLOON DESIGN REVIEW, , CNES TOULOUSE F. S.
Black Box for vehicle diagnostics. 2 Abstract This project is an implementation of black box for vehicular safety. Key features: Diagnostic check of vehicle.
- 1 - A Powerful Dual-mode IP core for a/b Wireless LANs.
The Train Builder Data Acquisition System for the European-XFEL John Coughlan, Chris Day, Senerath Galagedera and Rob Halsall STFC Rutherford Appleton.
Emulator System for OTMB Firmware Development for Post-LS1 and Beyond Aysen Tatarinov Texas A&M University US CMS Endcap Muon Collaboration Meeting October.
DPNC Yannick FAVRE Electronics Highlights /12/ Electronics Highlights2 Electronics group  3 Engineers  Daniel La Marra  Stéphane Débieux.
CHAPTER 9: Input / Output
SMACS Slow Monitor And Control System Developed system for CDF-TOF proposed for Atlas-MDT/RPC.
1 12 Systems Analysis and Design in a Changing World, 2 nd Edition, Satzinger, Jackson, & Burd Chapter 12 Designing Systems Interfaces, Controls, and Security.
GBT Interface Card for a Linux Computer Carson Teale 1.
NEDA collaboration meeting at IFIC Valencia, 3rd-5th November 2010 M. Tripon EXOGAM2 project Digital instrumentation of the EXOGAM detector EXOGAM2 - Overview.
G. Maron, Agata Week, Orsay, January Agata DAQ Layout Gaetano Maron INFN – Laboratori Nazionali di Legnaro.
1 Abstract & Main Goal המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory The focus of this project was the creation of an analyzing device.
Hall D Online Meeting 28 March 2008 Fast Electronics R. Chris Cuevas Group Leader Jefferson Lab Experimental Nuclear Physics Division System Engineering.
Upgrade of the CSC Endcap Muon Port Card Mikhail Matveev Rice University 1 November 2011.
GAYA Analyzer SDD Presentation. GAYA Analyzer Introduction OMS40G256 is a hardware device used for detection of radioactive radiation for medical imaging.
CKM Data Source System CKM Electronics Group July 2003.
September 11-12, 2013KM3NeT, CLBv2 Workshop Valencia Peter Jansweijer Nikhef Amsterdam Electronics- Technology Shore station brainstorm 1.
Baby-Mind SiPM Front End Electronics
Towards a 7-module Micromegas Large TPC prototype 1 D. Attié, P. Baron, D. Calvet, P. Colas, C. Coquelet, E. Delagnes, M. Dixit, A. Le Coguie, R. Joannes,
Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower than CPU.
US Peripheral Crate VMEbus Controller Ben Bylsma EMU – ESR CERN, November 2003.
D. Attié, P. Baron, D. Calvet, P. Colas, C. Coquelet, E. Delagnes, R. Joannes, A. Le Coguie, S. Lhenoret, I. Mandjavidze, M. Riallot, E. Zonca TPC Electronics:
Management of the LHCb DAQ Network Guoming Liu *†, Niko Neufeld * * CERN, Switzerland † University of Ferrara, Italy.
1 Device Controller I/O units typically consist of A mechanical component: the device itself An electronic component: the device controller or adapter.
LECC2004 BostonMatthias Müller The final design of the ATLAS Trigger/DAQ Readout-Buffer Input (ROBIN) Device B. Gorini, M. Joos, J. Petersen, S. Stancu,
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
KM3NeT Offshore Readout System On Chip A highly integrated system using FPGA COTS S. Anvar, H. Le Provost, F. Louis, B.Vallage – CEA Saclay IRFU – Amsterdam/NIKHEF,
Compute Node Tutorial(2) Agenda Introduce to RocketIO How to build a optical link connection Backplane and cross link communications How to.
Status and Plans for Xilinx Development
BIS main electronic modules - Oriented Linac4 - Stéphane Gabourin TE/MPE-EP Workshop on Beam Interlock Systems Jan 2015.
Firmware and Software for the PPM DU S. Anvar, H. Le Provost, Y.Moudden, F. Louis, E.Zonca – CEA Saclay IRFU – Amsterdam/NIKHEF, 2011 March 30.
ODE Workshop, LIP, 08/04/05 SRP: Current Status Irakli MANDJAVIDZE DAPNIA, CEA Saclay, Gif-sur-Yvette, France.
Status Report of the PC-Based PXD-DAQ Option Takeo Higuchi (KEK) 1Sep.25,2010PXD-DAQ Workshop.
E. Hazen1 AMC13 Project Status E. Hazen - Boston University for the CMS Collaboration.
A. Aloisio, R. Giordano Univ. of Naples ‘Federico II’
M. Bellato INFN Padova and U. Marconi INFN Bologna
PXD DAQ (PC option) Status Report
Use of FPGA for dataflow Filippo Costa ALICE O2 CERN
Deterministic Communication with SpaceWire
The Jülich Digital Readout System for PANDA Developments
IAPP - FTK workshop – Pisa march, 2013
CALICE DAQ Developments
Pulsar 2b AMchip05-based Pattern Recognition Mezzanine
Present System Back-end Front End PMT ROS Optical links ADC Pipeline
Introduction to Programmable Logic
Enrico Gamberini, Giovanna Lehmann Miotto, Roland Sipos
Large Area Endplate Prototype for the LC TPC
The Train Builder Data Acquisition System for the European-XFEL
CoBo - Different Boundaries & Different Options of
FrontEnd LInk eXchange
New Crate Controller Development
8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board
Readout Systems Update
Presentation transcript:

Prometeo Workshop on Front-end electronics for gamma and complementary detector systems 17 th -18 th November 2011 – IFIC (Valencia) Diego Barrientos

 Introduction  Firmware development  Simulation  Hardware testbench  Software development  Results  Conclusions and further work

 Large projects with high-speed data rates  Several complex electronic devices  Definition of the electronic boards in the system  Initialization with register values or procedures  Storing configuration parameters for backup  Monitoring some key parameters  Handling error/alarm events and notifying them  Acceptance of simple commands for control

 One optical lane but multiple buses/registers  Multi-Gigabit Transceivers ◦ 8B/10B encoding ◦ Control messages, data flow ◦ Error handling  Custom protocol ◦ Xilinx RocketIO ◦ Aurora

 Virtex-4 ML423 Ev. Board  Virtex-5 ML507 Ev. Board  1 st test: Virtex-4 loopback (Switches & LEDs)  2 nd test: Virtex-4/Virtex-5 (Switches & LEDs)  Final test: Virtex-4/Virtex-5 (I 2 C device)

 Virtex-5 PowerPC  Integrated peripheral: ◦ RS232-UART ◦ Switches/LEDs ◦ Slow control interface  C functions developed

 Slow control interface for the new AGATA digitizers  Mirror registers synchronized through serial link  Firmware validation with Xilinx Ev. Boards  Incoming prototypes for the new preprocessing and digitizer electronics  Design and validation of the digitizer’s control card  Firmware integration in the whole system