SERIAL PERIPHERAL INTERFACE

Slides:



Advertisements
Similar presentations
IO Interfaces and Bus Standards. Interface circuits Consists of the cktry required to connect an i/o device to a computer. On one side we have data bus.
Advertisements

Anurag Dwivedi Rudra Pratap Suman. Scope of Communica tion Telephones and Cell Phones.
Serial Interfaces, Part Deux -I 2 C and SPI December 4, 2002 Presented by Eugene Ho.
SPI Serial Peripheral Interface. SPI Serial Peripheral Interface is communication between two devices, one bit at a time sequential one bit at time over.
Lecture 8: Serial Interfaces
SPI on the ATmega SS’ line only used in Slave mode SPDR
Serial Communication Buses: I 2 C and SPI By Brody Dunn.
Serial Peripheral Interface (SPI)
SPI Compatible Devices Design and implementation details on the way to a valid SPI-LCD interface driver.
1 EECS 373 Design of Microprocessor-Based Systems Prabal Dutta University of Michigan Lecture 10: Serial buses Oct 6, 2011.
Serial Peripheral Interface (SPI) Bus. SPI Bus There is no official specification for the SPI bus. It is necessary to consult the data sheets of the devices.
Serial Peripheral Interface Module MTT M SERIAL PERIPHERAL INTERFACE (SPI)
4.0 rtos implementation part II
DEVICES AND COMMUNICATION BUSES FOR DEVICES NETWORK–
7/23 Inter-chip Serial Communication: SPI and I 2 C Computer Science & Engineering Department Arizona State University Tempe, AZ Dr. Yann-Hang Lee.
S4525A Peripherals & Enhanced FLASH 1 © 1999 Microchip Technology Incorporated. All Rights Reserved. S4525A Peripherals & Enhanced FLASH 1 Peripherals.
Microcontroller based system design Asst. Prof. Dr. Alper ŞİŞMAN.
Lecture 20: Communications Lecturers: Professor John Devlin Mr Robert Ross.
Embedded System Design Laboratory October 4, 2002Stanford University - EE281 Lecture #3#1 Lecture #3 Outline Announcements AVR Processor Resources –UART.
ELE22MIC Lecture 11 Serial Peripheral Interface - SPI AS11 PAL/PLD
7 - 1 Texas Instruments Incorporated Module 7 : Serial Peripheral Interface C28x 32-Bit-Digital Signal Controller TMS320F2812.
RX Serial Peripheral Interface (RSPI)
©2008 R. Gupta, UCSD COSMOS Summer 2008 Peripheral Interfaces Rajesh K. Gupta Computer Science and Engineering University of California, San Diego.
(*) Design (VHDL) (*) Verification (System Verilog) Presented by: Omer Shaked Beeri Schreiber The SPI Project
Essentials of Communication This simple model requires many guarantees. Sender Receiver Communication Link Data.
1 MPC 555: Queued Serial Module. 2 MPC 555 QSM QSPI: Queued Serial Peripheral Interface: full duplex serial, synchronous interface. 160B of queue RAM.
Communicating. The ATmega16 communicates through one of the following ways: Serial Peripheral Interface (SPI) Universal Synchronous and Asynchronous serial.
Networked Embedded Systems Sachin Katti & Pengyu Zhang EE107 Spring 2016 Lecture 9 Serial Buses – SPI, I2C.
BIRLA VISHVAKARMA MAHAVIDYALAY SUBJECT: SPI PROTOCOL & MAX7221 DISPLAY INTERFACING SUBMITTED BY: KISHAN AVASTHI( ) MANSI CHANDEGARA( )
Genova May 2013 Diego Real – David Calvo IFIC (CSIC – Universidad de Valencia) CLBv2 1.
میکرو کنترلرهای AVR Serial Interfaces, I2C and SPI
MICROCONTROLLER AND INTERFACING Presented by: Shefali Jethva ( ) Shivali Panchal ( ) Komal Soni ( ) Roll no. :- 14EC308.
1 Serial Peripheral Interface What is it? Basic SPI Capabilities Protocol Pros and Cons Uses Serial Peripheral Interface
©F.M. Rietti Communication Lines Fundamentals. ©F.M. Rietti LM-18 Computer Science SSI Embedded Systems I 2 Communication Lines Generally used to connect.
 The LPC2xxx devices currently have two on- chip UARTS.  Except UART1 has additional modem support.
DIRECT MEMORY ACCESS and Computer Buses
Serial Communication Originally created by Anurag Dwidedi and Rudra Pratap Suman.
Chapter 6 Input/Output Organization
Outline Analog to digital conversion (ADC) of NuMaker TRIO
Serial Communication Buses: I2C and SPI
Tutorial Introduction
Serial Communication Protocols And Embedded IoT
EE 107 Fall 2017 Lecture 5 Serial Buses – UART & SPI
Chapter 11: Inter-Integrated Circuit (I2C) Interface
I/O Memory Interface Topics:
(Inter-IC bus) By Tejaswini Gadicherla
EE 107 Fall 2017 Lecture 7 Serial Buses – I2C Direct Memory Access
Atmega32 Serial Programming Basics
I2C PROTOCOL SPECIFICATION
Communication Lines Fundamentals.
Subject Name: Microcontroller Subject Code: 10ES42
DIGITAL DATA COMMUNICATION TECHNIQUES
EEPROM Comparison – Parallel or Serial
SPI Compatible Devices
Pulse Width Modulation (PWM)
SPI Protocol and DAC Interfacing
Subject Name: Digital Signal Processing Algorithms & Architecture
DIGITAL DATA COMMUNICATION TECHNIQUES
SPI Protocol and DAC Interfacing
SPI Protocol and DAC Interfacing
SPI Compatible Devices
DIGITAL DATA COMMUNICATION TECHNIQUES
Преглед Начин функционисања Имплементације
SPI Protocol Sepehr Naimi
SPI Compatible Devices
AVR – ATmega103(ATMEL) Architecture & Summary
Serial Communication 19th Han Seung Uk.
Serial Peripheral Interface Bus
1.2.1 Data transmission.
Presentation transcript:

SERIAL PERIPHERAL INTERFACE Made by: Bharat Mundhara (130110111004) Abhishek Chaudhary (130110111010) Vishwa Daiya (130110111013) Guided by: Prof. Nilesh Desai Subject: Microcontroller & Interfacing (2151001)

What is SPI? Shorthand for “Serial Peripheral Interface”. Serial communication protocol. Allows transfer of information, 8 bits at a time, between uC and any number of peripherals. Read and Write operations happen simultaneously. Using chip selects allows lots of peripherals to be connected to a single SPI bus at the same time.

Continued… High data rates: 250Kbps to 2Mbps. Meant for short distances “inside the box”. Low complexity. Low cost. Has no start/stop bit overhead.  The device or devices that controls the operation inside the network is known as the Master. Other devices connected are called slave(s).

SPI Bus Configuration  

SPI Registers SPCR – SPI Control Register – This register is basically the master register i.e. contains the bits to initialize SPI and control it. SPSR – SPI Status Register – This is the status register. Used to read the status of the bus lines. SPDR – SPI Data Register – The SPI Data Register is the read/write register where the actual data transfer takes place.

SPCR (Control register) SPIE – SPI Interrupt Enable SPE – SPI Enable DORD – Data Order MSTR – Master/Slave Select CPOL – Clock Polarity CPHA – Clock Phase SPR1, SPR0 – SPI Clock Rate Select

SPSR (Status register) SPIF – SPI Interrupt Flag WCOL – Write Collision Flag Bit 5:1 - These are reserved bits. SPI2x – SPI Double Speed Mode

SPDR (Data register) Register from where we read the incoming data, and write the data to which we want to transmit. When DORD is set to 1, then LSB, i.e. the 0th bit of the SPDR is transmitted first, and vice versa.

ADVANTAGES For point-to-point, SPI is simple and efficient Less overhead than I2C due to lack of addressing. SPI is full duplex. Compatible with thousands of chips with Microwire, I2S, and other serial interfaces. Less power consumption as compared to I2C.

APPLICATIONS Used in EEPROM, Flash and real time clocks. Better suited for “data streams”, i.e. ADC converters like sending MP3 data to MP3 decoders. Full duplex capability, i.e. communication between a codec and digital signal processor Inter-Processor Network. Interfacing to serial graphic LCDs.

THANK YOU.!