Quiz 4.1 Four LEDs are attached to Port 4, bits 0 thru 3. Indicate which LEDs are ON/OFF after each instruction is executed. P4.7 P4.6 P4.5 P4.4 P4.3.

Slides:



Advertisements
Similar presentations
Instruction Clock Cycles Generally, 1 cycle per memory access: – 1 cycle to fetch instruction word – +1 cycle if or #Imm – +2 cycles.
Advertisements

The CPU The Central Presentation Unit What is the CPU?
S04: MSP430 Microarchitecture
Execution of an instruction
1 Homework Reading –Professional Assembly Language, pp 17-32, Continue work on mp1 –Questions? Lab with your assigned section this week.
Pentium Addressing Modes
Unit -II CPU Organization By- Mr. S. S. Hire. CPU organization.
Chapter 4 The Von Neumann Model. BYU CS/ECEn 124Chapter 4 - The Von Neumann Model2 Concepts to Learn… Computer Architecture Von Neumann vs. Harvard MSP430.
Chapter 6 – MSP430 Micro-Architecture
The MSP430xxxx Department of Electrical and Computer Engineering
Part II: Addressing Modes
Required:PM: Ch 8.1-3, pgs Recommended:Wiki: Microarchitecture Wiki: Addressing_mode Wiki: Three-state logicWiki: Microarchitecture Wiki: Addressing_mode.
Chapter 8 CPU Dr. Bernard Chen Ph.D. University of Central Arkansas Spring 2009.
Quiz 3.1  Compiler friendly  Larger code sizes (~30%)  Complicated microcode  Fewer instructions  Easier to validate  Emphasis on hardware.
The von Neumann Model – Chapter 4 COMP 2620 Dr. James Money COMP
Basic Operational Concepts of a Computer
Chapter 8 – Stacks
A Simple Tour of the MSP430. Light LEDs in C LEDs can be connected in two standard ways. Active high circuit, the LED illuminates if the pin is driven.
S03: Instruction Set Architecture
Dr. Rabie A. Ramadan Al-Azhar University Lecture 6
Basic Architecture Lecture 15. In general, if the number of bits is n, then the number of different combinations of 0s and 1s that can be made is 2 n.
Computer Science 210 Computer Organization The von Neumann Architecture.
Memory and Addressing How and Where Information is Stored.
Today… Homework #4 due today. Lab 4 – Microarchitecture due Friday. microArch430.exe – Rev 2.1a Download from website Report any problems Questions? BYU.
Instruction Set Architecture The portion of the machine visible to the programmer Issues: Internal storage model Addressing modes Operations Operands Encoding.
Execution of an instruction
COMPUTER ARCHITECURE INSTRUCTION SET ARCHITECTURE.
Lab 4: MSP430 Microarchitecture
Input-Output Organization
Computer Architecture Lecture 03 Fasih ur Rehman.
Lecture 3 – MSP430 ISA The Instruction Set Reading: Chapter 5: Architecture of the MSP430 Processor.
Addressing Modes1 Addressing modes are concerned with how the CPU accesses the operands used by its instructions.
In1210/01-PDS 1 TU-Delft Instructions and addressing.
The von Neumann Model – Chapter 4 COMP 2620 Dr. James Money COMP
Four LEDs are connected to Port 4, bits 0 thru 3. Indicate which LEDs are ON/OFF after each instruction is executed. Quiz 4.1 mov.b#0x0f,&P4DIR 1.and.b#0xf0,&P4OUT.
ECE 447 Fall 2009 Lecture 4: TI MSP430 Architecture and Instruction Set.
Computer Organization Instructions Language of The Computer (MIPS) 2.
Chapter 3 – Instruction Set Architecture. Instruction Length and Cycles.
CPE 323 Introduction to Embedded Computer Systems: The MSP430X Architecture Instructor: Dr Aleksandar Milenkovic.
1 ADDRESSING MODES Addressing Modes: * Specifies a rule for interpreting or modifying the address field of the instruction (before the operand is actually.
Computer Architecture
Chapter 5 Computer Organization TIT 304/TCS 303. Purpose of This Chapter In this chapter we introduce a basic computer and show how its operation can.
1 Contents: 3.1 Instruction format and Addressing Modes 3.2 Instruction Introduction Chapter 3 Instruction system.
ECE 3430 – Intro to Microcomputer Systems
Immediate Addressing Mode
Control Unit Lecture 6.
ECE 382 Lesson 6 Lesson Outline Status Register Flow of Control
S04: MSP430 Microarchitecture
ECE 3430 – Intro to Microcomputer Systems
ECE 382 Lesson 4 Lesson Outline Readings
ECE 3430 – Intro to Microcomputer Systems
8051 Addressing Modes The way, using which the data source or destination addresses are specified in the instruction mnemonic for moving the data, is.
Microcomputer Programming
Homework Reading Continue work on mp1
THE sic mACHINE CSCI/CMPE 3334 David Egle.
Basic Processing Unit Unit- 7 Engineered for Tomorrow CSE, MVJCE.
Architectural Overview
ADDRESSING MODES AND INSTRUCTION SET
CPU: software architecture
Processor Organization and Architecture
Under Address Modes Source: under
Introduction to Micro Controllers & Embedded System Design
Classification of instructions
Evolution of ISA’s ISA’s have changed over computer “generations”.
Under Address Modes Source: under
Chapter 4: Computer Architecture
Evolution of ISA’s ISA’s have changed over computer “generations”.
Instruction Set Summary
COMPUTER ORGANIZATION AND ARCHITECTURE
Presentation transcript:

Quiz 4.1 Four LEDs are attached to Port 4, bits 0 thru 3. Indicate which LEDs are ON/OFF after each instruction is executed. P4.7 P4.6 P4.5 P4.4 P4.3 P4.2 P4.1 P4.0 mov.b #0x0f,&P4DIR and.b #0xf0,&P4OUT bis.b #0x09,&P4OUT xor.b #0x0f,&P4OUT bic.b #0x06,&P4OUT add.b #0x03,&P4OUT

Quiz 4.2 Match the following terms: ALU Clocks Control I/O Memory Name___________________ Section_______ ALU Clocks Control I/O Memory Peripherals Registers Address space Execution speed External devices Fast memory Finite State Machine Memory mapped Word length

Quiz 4.3 Match the following source operand modes: add.w tab(r10),r9 and.w &mask,r12 bis.b #0x08,r6 mov.b cnt,r11 mov.w r4,r5 mov.w #100,r14 sub.w @r4+,r5 xor.b @r8,r15 Absolute Constant Immediate Indexed register Indirect auto-increment Indirect register Register Symbolic

Quiz 4.4 Present the destination operand of the following instruction to the ALU: add.w r4,cnt ; M[cnt] += r4 Memory CPU PC IR Registers PC 0x5480 PC PC PC 0x5480 0x0218 R4 ADDER cnt ALU

Feedback: Privacy Policy Feedback
Do Not Sell My Personal Information
About project: SlidePlayer Terms of Service

© 2024 SlidePlayer.com Inc. All rights reserved.