Kai Nia, Enxia Zhanga, Ronald D. Schrimpfa,

Slides:



Advertisements
Similar presentations
Contact Modeling and Analysis of InAs HEMT Seung Hyun Park, Mehdi Salmani-Jelodar, Hong-Hyun Park, Sebastian Steiger, Michael Povoltsky, Tillmann Kubis,
Advertisements

UTA Noise and Reliability Laboratory 1 Noise Modeling at Quantum Level for Multi- Stack Gate Dielectric MOSFETs. Zeynep Çelik-Butler Industrial Liaisons:
Simulations of sub-100nm strained Si MOSFETs with high- gate stacks
High-K Dielectrics The Future of Silicon Transistors
Radiation damage in SiO2/SiC interfaces
Simulation of CMOS inverters based on the novel Surrounding Gate Transistors. A Verilog-A implementation. A. Roldán, J.B. Roldán and F. Gámiz Departamento.
IEEE Central NC EDS/MTT/SSC Society Friday, Nov. 5th, 2010 The Nanoscale MOSFET: Physics and Limits Mark Lundstrom 1 Electrical and Computer Engineering.
Items for Discussion Chip reliability & testing Testing: who/where/what ??? GBTx radiation testing GBTx SEU testing Packaging – Low X0 options, lead free.
1/f noise in devices 전광선.
VFET – A Transistor Structure for Amorphous semiconductors Michael Greenman, Ariel Ben-Sasson, Nir Tessler Sara and Moshe Zisapel Nano-Electronic Center,
Total Dose Effects on Devices and Circuits - Principles and Limits of Ground Evaluation-
Szu-Wei Huang, C-V Lab, GIEE of NTU 1 黃 思 維 F Graduate Institute of Electronics Engineering National Taiwan University Advanced Multi-Gate Technologies.
Process Monitor/TID Characterization Valencia M. Joyner.
Network for Computational Nanotechnology (NCN) UC Berkeley, Univ.of Illinois, Norfolk State, Northwestern, Purdue, UTEP First-Time User Guide to MOSFET.
1 S.K. Dixit 1, 2, X.J. Zhou 3, R.D. Schrimpf 3, D.M. Fleetwood 3,4, S.T. Pantelides 4, G. Bersuker 5, R. Choi 5, and L.C. Feldman 1, 2, 4 1 Interdisciplinary.
Lecture 18 OUTLINE The MOS Capacitor (cont’d) – Effect of oxide charges – Poly-Si gate depletion effect – V T adjustment Reading: Pierret ; Hu.
© 2008, Reinaldo Vega UC Berkeley Top-Down Nanowire and Nano- Beam MOSFETs Reinaldo Vega EE235 April 7, 2008.
Vanderbilt MURI meeting, June 14 th &15 th 2007 Band-To-Band Tunneling (BBT) Induced Leakage Current Enhancement in Irradiated Fully Depleted SOI Devices.
Lecture 18 OUTLINE The MOS Capacitor (cont’d) – Effect of oxide charges – V T adjustment – Poly-Si gate depletion effect Reading: Pierret ; Hu.
Effects of Surrounding Materials on Proton-Induced Energy Deposition in Large Silicon Diode Arrays Christina L. Howe 1, Robert A. Weller 1, Robert A. Reed.
Novel Metal-Oxide-Semiconductor Device
HO #3: ELEN Review MOS TransistorsPage 1S. Saha Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended.
Design and Assessment of a Robust Voltage Amplifier with 2.5 GHz GBW and >100 kGy Total Dose Tolerance Jens Verbeeck TWEPP 2010.
Chunxiang Zhu 1, Hang Hu 1, Xiongfei Yu 1, SJ Kim 1, Albert Chin 2, M. F. Li 1,4, Byung Jin Cho 1, and D. L. Kwong 3 1 SNDL, Dept. of ECE, National Univ.
Doping-type Dependence of Damage in Si Diodes Exposed to X-ray, Proton, and He + Irradiation MURI Meeting - June 2007 M. Caussanel 1, A. Canals 2, S. K.
Fowler-Nordheim Tunneling in TiO2 for room temperature operation of the Vertical Metal Insulator Semiconductor Tunneling Transistor (VMISTT) Lit Ho Chong,Kanad.
Source-gated Transistor Seokmin Hong. Why do we need it? * Short Channel Effects Source/Drain Charge Sharing Drain-Induced Barrier Lowering Subsurface.
Effects of Device Aging on Microelectronics Radiation Response and Reliability D. M. Fleetwood, M. P. Rodgers, L. Tsetseris, X. J. Zhou, I. Batyrev, S.
June 13, MURI Annual Review X. J. Zhou, et al 1 Effects of Switched-Bias Annealing on Charge Trapping in HfO 2 high-  Gate Dielectrics X. J.
June MURI Review1 Total Dose Response of HfO 2 /Dy 2 O 3 on Ge and Hf 0.6 Si 0.2 ON 0.2 on Si MOS Capacitors D. K. Chen, R. D. Schrimpf, D. M.
CHAPTER 6: MOSFET & RELATED DEVICES CHAPTER 6: MOSFET & RELATED DEVICES Part 1.
Analog Integrated Circuits Lecture 1: Introduction and MOS Physics ELC 601 – Fall 2013 Dr. Ahmed Nader Dr. Mohamed M. Aboudina
Chapter 6 The Field Effect Transistor
Lecture 18 OUTLINE The MOS Capacitor (cont’d) Effect of oxide charges
Contact Resistance Modeling and Analysis of HEMT Devices S. H. Park, H
M. Manghisoni, L. Ratti, V. Re, V. Speziali, G. Traversi
Ciao Noise measurements on 65 nm CMOS transistors at very high total ionizing dose V. Rea,c, L. Gaionia,c, L. Rattib,c, E. Riceputia,c, M. Manghisonia,c,
INFN Pavia / University of Bergamo
Revision CHAPTER 6.
VLSI design Short channel Effects in Deep Submicron CMOS
by Alexander Glavtchev
Device Structure & Simulation
Contact Resistance Modeling in HEMT Devices
High Transconductance Surface Channel In0. 53Ga0
OMEN: a Quantum Transport Modeling Tool for Nanoelectronic Devices
A p-n junction is not a device
6.3.3 Short Channel Effects When the channel length is small (less than 1m), high field effect must be considered. For Si, a better approximation of field-dependent.
Seung Jae Yu, Jae Hyun Ryu, Geun Woo Baek,
PHYSICS OF SEMICONDUCTOR DEVICES II
Nanowire Gate-All-Around (GAA) FETs
Lecture 16 ANNOUNCEMENTS OUTLINE MOS capacitor (cont’d)
Lecture 19 OUTLINE The MOSFET: Structure and operation
III-V P-Channel FET’s Mobility Issues
Total Dose Response of HfSiON MOS Capacitors
Strained Silicon MOSFET
Optional Reading: Pierret 4; Hu 3
Qualitative Discussion of MOS Transistors
MOS Capacitor Basics Metal SiO2
MOSFET POWERPOINT PRESENTATION BY:- POONAM SHARMA LECTURER ELECTRICAL
Long Channel MOS Transistors
Yufei Wu, Jesús A. del Alamo
Lecture 18 OUTLINE The MOS Capacitor (cont’d) Effect of oxide charges
Mechanical Stress Effect on Gate Tunneling Leakage of Ge MOS Capacitor
Lecture 19 OUTLINE The MOS Capacitor (cont’d) The MOSFET:
Record Extrinsic Transconductance (2. 45 mS/μm at VDS = 0
EXAMPLE 7.1 BJECTIVE Determine the total bias current on an IC due to subthreshold current. Assume there are 107 n-channel transistors on a single chip,
Lecture 19 OUTLINE The MOS Capacitor (cont’d) The MOSFET:
Lecture #15 OUTLINE Diode analysis and applications continued
MOSCAP Non-idealities
Beyond Si MOSFETs Part 1.
Presentation transcript:

Gate Bias and Geometry Dependence of Total-Ionizing-Dose Effects in InGaAs Quantum-Well MOSFETs Kai Nia, Enxia Zhanga, Ronald D. Schrimpfa, Daniel M. Fleetwooda, Robert A. Reeda, Michael L. Allesa, Jianqiang Linb, and Jesus del Alamob Department of Electrical Engineering and Computer Science, Vanderbilt University, Nashville, TN 37235 USA Microsystems Technology Laboratories, Massachusetts Institute of Technology, Cambridge, MA 0239 USA This work was supported by the Defense Threat Reduction Agency through its fundamental research program

Outline Introduction Experimental Details Gate bias dependence study III-V MOSFETs TID overview Experimental Details Gate bias dependence study VG = +1.0 V VG = -1.0 V Mechanism Geometry dependence study Conclusion 07/12/2016

Introduction III-V MOSFETs Reliability issues High carrier mobility and injection velocity[1] Next generation nMOSFET Reliability issues High density of interface and border traps[2] Need combined stress and irradiation experiment to study TID effect 07/12/2016 [1] J. A. del Alamo, “Nanometre-scale electronics with III-V compound semiconductors,” Nature, vol. 479, no. 7373, pp. 317-323, Nov. 2011. [2] S. Deora, et al., "Positive bias instability and recovery in InGaAs channel nMOSFETs", IEEE Trans. Device Mater. Rel., vol. 13, no. 4, pp. 507-514, 2013.

TID Overview Previous work Based on thick Al2O3, 5 nm-8 nm[3][4] No combined stress and irradiation measurement 07/12/2016 [3] X. Sun, et al., “Total Ionizing Dose Radiation Effects in Al2O3-Gated Ultra-Thin Body In0.7Ga0.3As MOSFETs,” IEEE Trans. Nucl. Sci., vol. 60, no. 1, pp. 402-407, 2013. [4] S. Ren, et al., "Total ionizing dose effects in extremely scaled ultra-thin channel nanowire gate-all-around InGaAs MOSFETs," IEEE Trans. Nucl. Sci., vol. 62, no. 6, pp. 2888-2893, Dec. 2015.

Experimental Details Device under test X-ray irradiation Gate dielectric: 2.5 nm HfO2, capacitance equivalent thickness=1.7 nm Mesa isolation (no isolation oxide) Quantum-well channel confines both electrons and holes X-ray irradiation 31.5 krad(SiO2)/min Bias during irradiation VG= ±1.0 V, VD=VS=0 V 07/12/2016

Gate Bias Dependence VG = +1.0 V, Eox = +0.8 MV/cm Positive VTH shift, net electron trapping due to PBTI ION decreases 26 %, IOFF increases 6%, more scattering VG = -1.0 V, Eox = -0.8 MV/cm Negative VTH shift, net hole trapping ION decreases 4 %, IOFF increases 2X 07/12/2016

Gate Bias Dependence Subthreshold swing and transconductance SS and gm degradation at VG=-1.0 V is less than half at VG=+1.0 V SS degradation correlates well with gm degradation Interface traps and border traps are generated Electrons/holes detrap during annealing VG = +1.0 V VG = -1.0 V 07/12/2016

Gate Bias Dependence Stress induced 𝚫VTH is measured and subtracted from biased TID response VG=+1.0 V, PBTI, net electron trapping VG=-1.0 V, NBTI, net hole trapping After subtraction, hole trapping in both VG=±1.0 V VG = +1.0 V VG = -1.0 V Pure TID 07/12/2016

Gate Bias Dependence More hole trapping at VG=+1.0 V than VG=-1.0 V Hole centroid closer to HfO2/InGaAs interface at VG=+1.0 V than VG=-1.0 V 𝚫VTH is higher at VG=+1.0 V than VG=-1.0 V VG = +1.0 V VG = -1.0 V 07/12/2016

Geometry Dependence Different gate lengths The pure TID induced 𝚫VTH increases with the transistor size More hole trapping for large size transistor VG = +1.0 V VG = -1.0 V 07/12/2016

Geometry Dependence Gate oxide electric field Isolation structure Electric field difference less than 1% for different gate lengths Isolation structure Mesa isolation, no isolation oxide Oxide quality Strain in HfO2 varies with gate length Evaluated for SiO2/Si devices[5] Hole trapping decreases if interfacial Si tensile stress decreases Smaller size transistor introduces more compressive stress More tensile stress in InGaAs may cause increased hole trapping for larger size transistor MESA isolation: etch away 07/12/2016 [5]. V. Zekeriya, and T. P. Ma, “Dependence of X-ray generation of interface traps on gate metal induced interfacial stress in MOS structures,” IEEE Tran. Nucl. Sci. vol. ns-31, no. 6, pp. 1261-1266, Dec. 1984

Conclusion Combined stress and Irradiation Geometry dependence At positive gate biased irradiation, PBTI induced electron trapping dominates over TID induced hole trapping At negative gate biased irradiation, NBTI induced hole trapping adds together with TID induced hole trapping More TID induced hole trapping under positive gate bias than negative gate bias. Geometry dependence Larger devices have more TID induced hole trapping Strain likely causes such geometry dependence 07/12/2016

07/12/2016