OpenPower 25Gbps Preliminary Reference Channels’ Details

Slides:



Advertisements
Similar presentations
Suspended Substrates and Their Applications in High Speed Communications By Ron Miller, Consultant, Signal Integrity Design, GHz Data, Newark California.
Advertisements

Sierra Proto Express Introducing our Micro Electronics Division.
Single-Balanced Mixer Assembly Instructions Revision 2 Updated 5/7/2012.
Muon EDR: Chamber design M2/3 R1/2 16/04/20031T.Schneider/LHCb Muon EDR 1.General description - AW read out -Cathode pad read out -HV supply 2.Details.
ASE Flip-Chip Build-up Substrate Design Rules
1 Copyright Pericom Semiconductor 2007 Last Slide PERICOM CONFIDENTIAL INFORMATION SATA&SAS ReDriver Application Guide FAE Training Lingsan Quan Application.
Gigabit Ethernet Group 1 Harsh Sopory Kaushik Narayanan Nafeez Bin Taher.
Impact and Modeling of Anti-Pad Array on Power Delivery System
Power Integrity Analysis and Optimization in the Substrate Design Harini M, Zakir H, Sukumar M.
1 Module and stave interconnect Rev. sept. 29/08.
PCB Workshop Michael Hwang 2/13/2008.
Printed Circuit Board Design
May 17, Platform Design Considerations Jim Choate Intel Corporation.
STATUS OF THE CRESCENT FLEX- TAPES FOR THE ATLAS PIXEL DISKS G. Sidiropoulos 1.
Chamber PCB s, FEB s, Cooling, HV/LV Distribution 1)PCB designs-track widths, track to track distances … 2) Double sided and Multi layer, modular approach.
Transition Board Redesign aka: The Connector Project Project Manager: Ashley Walker Teammates: Brad Westgate and Bryn Hollen NASA Mentor: Dr. F. Scott.
VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.
The printed circuit board (PCB) design
ECE 4006 Presentation on Preliminary Results Group: G3 Member: Karen Cano, Scott Henderson, Di Qian.
ATLAS Tracker Upgrade Stave Collaboration Workshop Oxford 6-9 February 2012 ABC 130 Hybrid.
1 HV Bias Power Patch Panel for Scintillator KLM Gerard Visser Xiaowen Shi overview Schematics layout Parts.
Pot 32x16 channels = 512 Readout a pair of rows on one end and the next pair on the other. Connect the fibers to “SiPM cassettes” in 2 row by 16 channel.
CVD PCB, first steps. 15 mm 25 mm Chip area. No ground plane underneath the chip. Bulk isolated => only one ground line Power lines Connector: 11,1mm*2,1mm:
1 Module and stave interconnect Rev. sept. 29/08.
Intro to MicroControllers : Stellaris Launchpad Class 4: PCB Schematic Design & Board Layout.
General Purposes Input/ Output Daughter board for Univ Eval Rev B Julien Cercillieux University of Hawaii
Columbia University IN THE CITY OF NEW YORK ROC3' / preproduction ROC Design Status E.J. Mannel StriPixel Review October 1, 2008.
HV connection for a Common GEM foil design Aiwu Zhang
High Speed Interconnect Solutions HIROSE ELECTRIC IT3-32mm SI Report Three-Piece Mezzanine Connector for 20+ Gbps Applications October 29, 2009.
8.5 Trapezoids and Kites. Objectives: Use properties of trapezoids. Use properties of kites.
Foundry Characteristics
Design Discussion of Mechanical / Electrical Interfaces Bill Cooper (Fermilab) (Layer 1) VXD.
Impact of High Impedance Mid-Frequency Noise on Power Delivery Jennifer Hsiao-Ping Tsai.
1 4 PCB: LEFT TOP 115 channels, LEFT BOTTOM (115), RIGHT TOP (106), RIGHT BOTTOM (106). For LEFT TOP board 115 channels we have: 115 smd connectors (AMP.
Package Substrate Jan Business Confidential Top Metallization mm mm Bottom Metallization Beryllium Oxide OR Alumina We should see.
1 Evaluation and Analysis of Connector Performance for the Spacewire Back Plane Koji Shibuya Keitaro Yamagishi Hideyuki Oh-hashi Seiichi Saito Masaharu.
Future HDI Project – Definition Stage
1 Jim Thomas - LBL Changes to the Inner Sector Strongback to accommodate a wall between the inner and outer sectors (and a 2 nd wall at the innermost edge.
DCDC for 250nm Stave and ABC130 Hybrid - Revisited.
Getting faster bandwidth HervéGrabas Getting faster bandwidth - Hervé Grabas1.
ABC130 Hybrid/module and HCC Bond Detail ABC130 Left & Right Handed Hybrid and Module Topology Original proposal – same flavour hybrids Hybrid-module.
Saverio MINUTOLIElectronics WG - 09 June AFEC cross-talk Plots illustrating Cross-talk effect AFEC pcb investigation.
TYPE 1 HDI Boards Design Rule
The printed circuit board (PCB) design §PCB design is part of the design process of a product in electronics industry. §PCB is a piece of insulating plastic.
SLHC SCT Hybrid (CERN 2nd July 2007)1 SLHC SCT Hybrid Concept Ashley Greenall The University of Liverpool.
NA62 GigaTracKer Working Group meeting December 13, 2011 Matthew Noy & Michel Morel Status of test for GTK carrier and components.
Status and plans for the pigtails
Introduce PCB Products of KC
Printed Circuit Board Design
Mask Design for Molds.
Preliminary PCB Design
High-Speed Serial Link Layout Recommendations –
ob-fpc: Flexible printed circuits for the alice tracker
Task T - CMS at LHC Global Calorimeter Trigger
HPS Motherboard Electronic Design
Some proposals on HV circuits realization for segmented straw detector
Pin-fed back to back pyramidal horn antenna
HCAL Modules -First Ideas
6 September 2017 OCP NIC subgroup teleconference
Department of Physics, University of Michigan
5 Gsps ADC Developement and Future Collaboration
High-Speed Serial Link Layout Recommendations –
First slides: Prof. Stojanovic, MIT Last slides: Prof. Dally, Stanford
Solar Telematics System
Etch Factor Impact on SI&PI (*) Samtec, (**) Ansys, (***) Oracle
General Capability Parameters Feature Y2017 Y2018 Y2019 Standard
FPC panel 8in x 12in 28/09/2017.
UCSB Dicing, Wire-Bonding and Board Assembly
Mask Design for Molds.
SAS-3: Microwave laminates for connector test cards
Presentation transcript:

OpenPower 25Gbps Preliminary Reference Channels’ Details Jose A. Hejase & Dan Dreps 05-20-2015

Channel Topologies

Channel Topology (1) : IBM is Tx Vendor Module Topdrilled Capacitor Via Topdrilled Megarray PCB via IBM Module Vendor Card LGA Connector (2:1) module PCB via 10nF capacitor Megarray Connector IBM Card Backdrilled module PCB via Backdrilled Megarray PCB via Note: Channels provided include IBM Package to Vendor Module PCB Via (i.e. vendor module is not included in model) 1.5 inch pin area wiring + 6 inches open area wiring on IBMC = 7.5 inches of Very Low Loss TU883 material (Meg6 like material) 2inches of low loss EM888 material on Nvcard (Meg4 like material) -- 1inch before capacitor and 1inch after capacitor Case1: capacitor pads with no voids below them Case2: capacitor pads with voids below them Case 3: no capacitor; no capacitor vias; (direct connection betweel topdrilled megarray pcb via and module pcb via)

Channel Topology (2) : IBM is Rx Vendor Module Capacitor Via Megarray PCB via IBM Module Vendor Card LGA Connector (2:1) 10nF capacitor Backdrilled module PCB via Megarray Connector IBM Card Backdrilled module PCB via Backdrilled Megarray PCB via Note: Channels provided include IBM Package to Vendor Module PCB Via (i.e. vendor module is not included in model) 1.5 inch pin area wiring + 6 inches open area wiring on IBMC = 7.5 inches of Very Low Loss TU883 material (Meg6 like material) 2inches of low loss EM888 material on Nvcard (Meg4 like material) -- 1inch before capacitor and 1inch after capacitor Case1: capacitor pads with no voids below them Case2: capacitor pads with voids below them Case 3: no capacitor; no capacitor vias; (direct connection between topdrilled megarray pcb via and module pcb via)

IBM Module Topology Details - for both topologies (1) & (2) -

IBM Module IBM Module RFP Via micro Vias to LGA  C4 escape (3mm length): 20um line width - 25um intra pair separation - 25um pair to pair separation  C4 open area (35mm length): 31um line width - 41um intra pair separation - 71um pair to pair separation FC wiring only, no BC wiring No interleaving GZ41 material 6-2-6 package stackup

IBM Card Topology Details - for both topologies (1) & (2) -

IBM Card Vias Stack up Used Note: This is a hybrid stackup with Material Properties @ 1GHz TU-883(Dk=3.5, Df=0.0052 at 1GHz) TU-865 (Dk=4.3, Df=0.011 at 1GHz) TU-883 laminate material (Meg6like) Breakout layer: S09 With backdrilling : stub length = 20mil Active via length = 1.143mm

Module PCB Via Pinout Antipad diameter  28mil Drill diameter before plating  10mil

Megarray Conn PCB Via Pinout Agg1 Agg8 Agg2 Agg3 Agg7 Agg6 Agg5 Agg4 1.27mm 1.27mm Antipad diameter  30mil Drill diameter before plating  10mil

IBM Card IBM Card Materials Used: TU-883 Open Area wiring: 4.1mil line width – 4.4mil intra-pair separation – 12mil pair to pair separation Pin Area wiring: 3mil line width – 4mil intra-pair separation – 4mil pair to pair separation 30mil anti pad in LGA region

Connector Model Details - for both topologies (1) & (2) -

(From FCI sheet) Tested with: 4mm ESC OL IBM Confidential

Worst case pinout region Victim Pair

Vendor Card Topology Details

Vendor Card Vias: Stack Up Used Hybrid Stack up with Material properties: @1GHz R1755V: er=4.351 ; tand= 0.0218 (green core and prepreg) Meg6: er=3.6 ; tand=0.003 (blue core and prepreg) Note: the anticipated vendor card material is expected to be Meg4 like. However, it is anticipated that the vendor card will have a similar stack up build (in dimensions) to the Hybrid Meg6 stack up shown on the left. Via models were available for the stack up shown on the left and were used for the purpose of building the reference channel due to the minimal expected SI effect.

Module PCB Via Pinout Edge 1mm IBM Tx channel topology via: 1mm 1-2 5-6 7-8 9-10 11-12 3-4 IBM Tx channel topology via: Breakout layer : S08 IBM Rx channel topology via: Breakout layer : S03 20mil backdrilled stub 1mm via 13-14 19-20 21-22 23-24 15-16 17-18 29-30 27-28 31-32 33-34 35-36 25-26 Antipad  28mil circular antipad Signal via Drill diameter before plating  8mil

Megarray Conn PCB Via Pinout Agg1 Agg8 Agg2 Agg3 Agg7 Agg6 Agg5 Agg4 IBM Tx channel topology via: Breakout layer : S08 20mil stub top drilling IBM Rx channel topology via: Breakout layer : S03 No top drilling 1.27mm 1.27mm Antipad  Signal via Drill diameter before plating  8mil 1.27mm 30mil on all layers: 15mil Shared anti

Capacitor Vias IBM Tx channel topology via: Breakout layer : S08 20mil stub top drilling IBM Rx channel topology via: Breakout layer : S03 No top drilling 22mil 20mil 1.27mm pitch 38mil Capacitor pad void (when used)= 22mil x 20mil (located directly under pad) Antipad  Signal via Drill diameter before plating  8mil Surface layer pad diameter (active side)  18 mil Signal layer pad diameter  20 mil Bottom layer pad diameter (stub side when not top/back-drilled)  21 mil 1.27mm 30mil on all layers: 15mil Shared anti 9mil

10nF Capacitor Used in topologies (1) & (2)

Vendor Card Vendor Card Materials Used: EM888 (Meg4 like material) Open Area wiring: 4.7mil line width – 5.8mil intra-pair separation – 12mil pair to pair separation

Frequency Response Plots

IBM is Tx With Cap With Cap With No Cap Pad Void With Cap Pad Void IL @ 12.5GHz = 17.3dB S/XT @ 12.5GHz = 21.8dB IL @ 12.5GHz = 17.6dB S/XT @ 12.5GHz = 21.9dB With No Cap IL @ 12.5GHz = 16.5dB S/XT @ 12.5GHz = 21.6dB

IBM is Rx With Cap With Cap With No Cap Pad Void With Cap Pad Void IL @ 12.5GHz = 17.0dB S/XT @ 12.5GHz = 19.5dB IL @ 12.5GHz = 16.9dB S/XT @ 12.5GHz = 19.5dB With No Cap IL @ 12.5GHz = 16.6dB S/XT @ 12.5GHz = 19.6dB

Backup Frequency Response Plots

Topology (1) IBM is Tx: IBM Module Wiring IL@12.5GHz=4.28dB S/XT @12.5GHz=31.7dB

Topology (2) IBM is Rx: IBM Module Wiring IL@12.5GHz=4.28dB S/XT @12.5GHz=31.6dB