Mauro Citterio - Mi meeting

Slides:



Advertisements
Similar presentations
Electronics. Solid snap together electronic connectors.
Advertisements

1 FTK Rear Transition Module Mircea Bogdan The University of Chicago November 11, 2014 Board Review.
Bagby L0 Workshop L0 Infrastructure  Mapping  Installations u Horseshoe Area s Adapter Card u Cathedral s Low Voltage Fuse Panel u Platform s.
I have almost 20 years experience in the components and devices used in industrial control, instrumentation and automation applications. Before I came.
CMS WeekDec 2002E. Hazen HF Electronics Status Report E. Hazen, J. Rohlf, E. Machado Boston University.
Walls crates cables gas chambers electronics CERN adb.
ER Bundle “final” design D. Giugni / INFN Milano D. Giugni nSQP's meeting 1.
VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.
The printed circuit board (PCB) design
WP7&8 Progress Report ITS Plenary meeting, 23 April 2014 LG, PK, VM, JR Objectives 2014 and current status.
1 HV Bias Power Patch Panel for Scintillator KLM Gerard Visser Xiaowen Shi overview Schematics layout Parts.
Preparation of SPD Cabling Calo comissioning meeting – 19th July 2006 – CERN I.Status of cables II.Cable reels III.Labelling IV.Cabling inside a VFE box.
26 April 2013 Immanuel Gfall (HEPHY Vienna) Belle II SVD Overview.
Saverio Minutoli INFN Genova 1 1 T1 Electronic status Electronics Cards involved: Anode Front End Card Cathode Front End Card Read-Out Control card VFAT.
Activities Status and Plan for the week D. Giugni / INFN Milano D. Giugni Monday Meeting
1 E906 Pre-Amplifier Card 2009/10/07. 2 E906 Wire Chambers Station1 MWPC: –build a new E906 MWPC. –4500 channels in total. Station2 DC: –recycle old E866.
Your Connectivity Partner. Locations Main Office: High Tech Products Lallio, Italy USA Office: HTP Connectivity Parsippany, NJ.
Long distance cable ( ) –Double DB9-to-DB9 cable (2x10 shielded twisted pair cable) SCEM –AWG28, Impedance 113 Ω –9.6 CHF/m.
V. Cindro, Jožef Stefan Institute, Ljubljana, Slovenia DAQ, DCS, Power Supply and Cables Review CERN, March Electrical PP1 Basic features Electrical.
Tariq J. Solaija, NCP Forward RPC EDR, Tariq Solaija Forward RPC EDR The Standard RPC for low  regions Tariq J. Solaija National Centre for.
15 October 2013 CHANTI Status Report F. Ambrosino, T. Capussela, D. Di Filippo, P. Massarotti, M. Mirra, M. Napolitano, L. Roscilli, G. Saracino Università.
Leo Greiner IPHC DAQ Readout for the PIXEL detector for the Heavy Flavor Tracker upgrade at STAR.
TE/MPE/EE J. Mourao T/MPE/EE 1 November 2012 LHC Machine Local protection Redundant Power supply (DQLPUR) & interface Module (DQLIM) progress status.
18 July 2006A.Ciocio -SCTSG1 SCT Services Installation ID week full report (July 4) SCT Cables Web page
CMS ECAL End Cap Meeting CERN 18 Oct to 22 Oct ECAL End Cap High Voltage and Fibre Optic Monitoring Systems Progress. Progress on High Voltage and.
Status of the Remote HV System 10 June 2015 TileCal week, upgrade session Roméo Bonnefoy, Romain Madar and François Vazeille ● Summary of performances.
Status and Improvements of TDCB project TDAQ working group meeting Andrea Burato (INFN Pisa) On behalf of TDCB working group.
1 4 PCB: LEFT TOP 115 channels, LEFT BOTTOM (115), RIGHT TOP (106), RIGHT BOTTOM (106). For LEFT TOP board 115 channels we have: 115 smd connectors (AMP.
ATLAS Pixel Detector September 2003 Services E. Anderssen LBNL Service Connectivity from Module to PP1b Eric Anderssen LBNL Pixel Services Meeting, CERN.
Twisted Pair Cable A.Nomerotski 12/12/02  Dense assembly (OD 5-7 mm) with u Twisted pairs : total 21; 44-pin mm dual row Omnetics connector s differential.
Specifications Asic description Constraints Interface with PDM board Schedule Summary.
CLAS12 Drift Chamber Prototyping
Main features of PETS tank J. Calero, D. Carrillo, J.L. Gutiérrez, E. Rodríguez, F. Toral CERN, 17/10/2007 (I will review the present status of the PETS.
Oct/07/2010Pixel PP0 opto replacement issues1 1 1 PP0 Opto Replacement Issues Philippe Grenier, Martin Kocian, Dave Nelson, Marco Oriunno, Su Dong, Charlie.
12/17/01 Ron Sidwell 1 Run2b Datapath 17 Dec Update Bill Reay, Ron Sidwell, Noel Stanton, Russell Taylor, Kansas State University.
Dept. of Information & Communications Technology Circuit Diagram and Prototype Construction (Project 1) slide L1-1 Objectives v How to read schematic Diagrams.
8 June 2006A.Ciocio - SCTSG1 Status of Type IV Cables Cables production –resumed in February after 3 months stop –See ID week February ‘06 Delivery of.
Summary Plans Content Module assembly at CERN and Dubna Readout DAQ Procurement Stacking Summary.
PHENIX Safety Review Overview of the PHENIX Hadron Blind Detector Craig Woody BNL September 15, 2005.
9/12/2003Ivan Hruska1 First box prototype –Box design in July ‘03 –Box produced during August ’03 Tested last week in few fingers Small changes necessary.
The printed circuit board (PCB) design §PCB design is part of the design process of a product in electronics industry. §PCB is a piece of insulating plastic.
1 (Gerard Visser – STAR Integration Meeting 5/16/2008) STAR Forward GEM Tracker Readout/DAQ Integration G. Visser Indiana University Cyclotron Facility.
Electronics for CEDAR Cristina Lazzeroni, Marian Krivda, Richard Staley, Xen Serghi, Karim Massri University of Birmingham, UK 3/5/
Cables Ian Crotty 8 May 2012 Cables for the RE4 Upscope in CMS News. The HV cables are in the Integration DB (INB/904) The Hv order is confirmed. Need.
1 PST Heater Panel Design The PST heater panels are internally redundant resistive circuits printed onto a Kapton sheet with an aluminum backing. They.
27/01/2012Mauro Citterio - SVT TDR Meeting - Pisa1 Pheripheral Electronics Mauro Citterio INFN Milano.
Mauro Citterio Milano, PP2/Services - an update - Mauro Citterio INFN Milano Type II cables  Layout in progress  Duplication of VVDC wires.
1 Chamber Interfaces Adalberto Readout-, I2C-, HV-, LV-, Gas- and chamber support interface. Space issues.
Update on the activities in Milano M. Citterio and N. Neri on behalf of INFN and University of Milan SuperB Meeting: SVT Parallel Session.
Specifications Asic description Constraints Interface with PDM board Planning Summary.
2 March 2012Mauro Citterio - SVT Phone meeting1 Peripheral Electronics Some updates Mauro Citterio INFN Milano.
FTK crates, power supplies and cooling issues 13/03/20131FTK-IAPP workshop - A. Lanza  Racks, crates and PS: requirements  Wiener crates  Rittal crates.
DBM status and path to the prototype D. Giugni / INFN Milano D. Giugni nSQP meeting
HF ROBOX PRR3 Apr 2003E. Hazen HF Front-End Electronics ● System Description – Overview – PMT Board, ROBOX, Patch Panel – Signal Cable, Front-end boards.
Berkeley status Aug 10th, 2012.
Mauro Citterio, Fabrizio Sabatini
ETD meeting Architecture and costing On behalf of PID group
Markus Friedl (HEPHY Vienna)
Services – First Considerations Sigi Wenig / Nicolas Massol ATLAS Tracker Upgrade Workshop Valencia December 2007 Existing services (in cryostat.
Christian Veelken last updated 11/09/06
T1 Electronic status Conclusions Electronics Cards:
Mini-drawers, FE-ASIC , Integrator
HPS Motherboard Electronic Design
Chamber Design and Integration RE3/1 and RE4/1
ALICE Muon Tracking Upgrade EDR Answers
Pierluigi Paolucci - I.N.F.N. Naples
Pierluigi Paolucci - I.N.F.N. Naples
RPC HV&LV status Introduction HV power supply tender
EE4271 VLSI Design, Fall 2016 VLSI Channel Routing.
RPC Electronics Overall system diagram Current status At detector
Presentation transcript:

Mauro Citterio - Mi meeting PP2 Boxes Mauro Citterio on behalf of INFN Milano 5/14/2012 Mauro Citterio - Mi meeting

Mauro Citterio - Mi meeting A modified PP2 assembly PP2 Assembly The number of slots for the LV boards have been reduced to 9  7 slot for IBL (4 channels, 2 LDOs each)  1 slot for DBM  1 slot for VVDC powering (8 channels) Plus 1 slot for the controller board On top of the LV crate, there is now the patch box for HV and DCS (Tmod and ENV) cables routing. IMPORTANT: two PP2 assemblies needed for detector side !!!  The two assemblies will be side by side Simpler and shorter HV and DCS cable routing Small increase in volume Inspection in the cavern is done in February ….. Some concern on space It could be advisable to “match” standard PP2 width for easy installation 5/14/2012 Mauro Citterio - Mi meeting

Mauro Citterio - Mi meeting PP2 Location Position in which the IBL PP2 box will be installed(Sector 13, platform 5-6) NSQP interference …. One Standard PP2 Box in the same location From the IBL PP2 box, VVDC cables are reaching the IBL-OptoBox 5/14/2012 Mauro Citterio - Mi meeting

Advantages with the new design (1 of 2) Type II cable termination at PP2 Type II side 5/14/2012 Mauro Citterio - Mi meeting

Type II cable prototype The “Axotress” braid, that surround the loose Type II bundle power cable need to be “terminated” or “extended” at the octopus cables. From the picture the braid is “extended” to the LV cables of the octopus. Moreover, does the High Voltage cable really has a separate Braid Shield and Drain Wire, as shown in the bundle drawings? How they are handled? 5/14/2012 Mauro Citterio - Mi meeting

Advantages with the new design All boards (except controller) of the PP2 assembly will be built around the 8 LDO regulator concept The design stay the same (motherboard + daughter board) New layout of the motherboard with only 8 LDO and less drop on the board achieved by larger copper traces and by doubling the pins used on the output connector Overall board length can be decreased if necessary (and PP2 depth decreases accordingly) Choice of single or double LDO usage per channel, defined by INPUT and BACKPLANE routing - layout the same for all boards - no different spare types More symmetrical behavior of LDOs during current sharing Layout is still on going ….. Following this “new” concept Goal is to complete GERBER by end of May  Controller boards identical to the Pixel ones (already in production) 8 LDOs not mounted anymore Single LDO usage for VVDC powering Two LDOs in parallel on a same channel. Each LDO limited to ~ 50% of IMAX, for FEI4 powering 5/14/2012 Controller Board Mauro Citterio - Mi meeting

Advantages with the new design 8 LDOs not mounted anymore Single LDO usage for VVDC powering Two LDOs in parallel on a same channel. Each LDO limited to ~ 50% of IMAX, for FEI4 powering 5/14/2012 Mauro Citterio - Mi meeting

LV connector PIN definition (1 of 2) 5/14/2012 Mauro Citterio - Mi meeting

MATING FACE OF FEMALE CONNECTOR OR REAR FACE OF MALE CONNECTOR GMCT 34 Insulator shown The colored circles indicate the positions in which the contacts will be installed NO contacts installed in the white circles Male contact part number for AWG 12 is either: Crimp type: MC112NS or Solder type: MS112NS The last letter “S” indicates the High Conductivity version of the contact. Note: for AWG 22, 26, 28 wire AXON could use standard contacts: AWG 22  MC120NS AWG 26/28  MC124NS Legenda: DRAIN: AWG 26 VDD: AWG 12 VDD Sense: AWG 28 VDD_Return Sense: AWG 22 VDD_Return: AWG 12 Pin Signal B Drain C VDD1 E VDD1 Sense J VDD1_Return Sense L VDD1_Return M VDD2  P VDD2 Sense T VDD2_Return Sense V VDD2_Return W VDD3 Y VDD3 Sense b VDD3_Return Sense d VDD3_Return f VDD4  h VDD4 Sense k VDD4_Return Sense n VDD4_Return

Work in progress on the PP2 INPUT side 2 conn per DCS + 1 con for HV, repeated 8 times, only a 3D model up to now !!!! Aux power, for controller LV input Type III input, V34 conn. Only few pins will be used per conn. [(4x2) + grounding, shielding and redundancy] 8 D-type VVDC + CAN interface PP2 NTC, D type All mechanical LV PP2 drawings and schematics are almost ready. Not yet finalized the HV/DCS patch box: mostly is choice of connectors. - for example for the HV cable: in Type 3, the high voltage connector is a female Redel 51 pins on the power supply side. (ref Cern scem nr. 09.41.34.C), if space is allowed we should use the same also at PP2. - same argument for TMOD and ENV type III cables …. Lost track of what connector is what  Susanne please help 5/14/2012 Mauro Citterio - Mi meeting

Work in progress on the PP2 INPUT side (2 of 2) All the mechanical and electrical aspect of the interface between INPUT and BACKPLANE is going to be reviewed in the coming weeks. We agreed upon: - connector choice towards type III cables (VVDC LV, HV, DCS) - pins assignment - services duplication (CAN + Auxiliary Power) and “wire bundles” From T0 then ~ 6-7 weeks to have Input Board in hands 5/14/2012 Mauro Citterio - Mi meeting

Mauro Citterio - Mi meeting Conclusions The main topic of the talk was to review the “boundary” conditions still to be addressed to finalize PP2 production We have to produce, test and delivery ~60 regulator boards 12 VVDC boards 12 backplane 12 Input Board 10 Mechanical assemblies The BACKPLANE and INPUT schematics need only to be polished. Layout is being on hold for some time but I am confident we could now move forward in the next couple of weeks. Based on the experience gained in the past, this “heavy copper” boards are not too complicated for industry, so a typical 4 week delivery time + 2 for assembly is reasonable Controller board has been produced (April 2012) Regulator board layout: the 8 LDOs concept has requests some new thoughts. We are working on the layout In parallel we have been acquiring components with “long lead time” or “minimum quantity” constraints to avoid surprises. Time for test and validation of production will also be critical especially because we will be testing more than one object at the same time with limited manpower Realistically, the first IBL pieces will be ready by beginning of september, but not before. 5/14/2012 Mauro Citterio - Mi meeting