Low Voltage Swing Logic Large Diffusion Connected Network (DCN) produces differential small signals. Extremely high-performance; Expensive reset network,

Slides:

Advertisements

Similar presentations

Lab 9: Matrix Keypad : ”No Key Press” Analysis Slide #2 Slide #3 ”Press and Hold Key 5” Analysis.

Advertisements

COEN 180 SRAM. High-speed Low capacity Expensive Large chip area. Continuous power use to maintain storage Technology used for making MM caches.

Registers and Counters

Chapter 7 Operational-Amplifier and its Applications

Differential Amplifiers

CMOS Comparator Data Converters Comparator Professor Y. Chiu

Datapath Functional Units. Outline  Comparators  Shifters  Multi-input Adders  Multipliers.

Experiment 4 * Part A: Introduction to Operational Amplifiers

1 COMP541 Datapaths II Montek Singh Mar 22, 2007.

IMPLEMENTATION OF µ - PROCESSOR DATA PATH

S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 22: Sequential Circuit Design (1/2) Prof. Sherief Reda Division of Engineering,

BJT Differential Pair Transistors Q1, Q2 are matched

Class A Operating Mode Time I out One device conducts for the whole of the a.c. cycle. Conduction angle = 360 .

EE466: VLSI Design Lecture 14: Datapath Functional Units.

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 23: Sequential Circuit Design (1/3) Prof. Sherief Reda Division of Engineering,

Field-Effect Transistors 1.Understand MOSFET operation. 2. Understand the basic operation of CMOS logic gates. 3. Make use of p-fet and n-fet for logic.

Random Number Generator Dimtriy Solmonov W1-1 David Levitt W1-2 Jesse Guss W1-3 Sirisha Pillalamarri W1-4 Matt Russo W1-5 Design Manager – Thiago Hersan.

Lecture 18: Datapath Functional Units

MARS MV converter input plane design and implementation Shuai Lu, Prof El-Sharkawi EE, University of Washington March 29, 2005.

Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic Style Sumeer Goel, Ashok Kumar, and Magdy A. Bayoumi.

Digital Computer Concept and Practice Copyright ©2012 by Jaejin Lee Logic Circuits I.

Agenda and Notes Today, during class! 9:30 a.m. Boeing Space and Intelligence Systems (Matt and Matt) 4 extra credit assignments available at the bottom.

Logic Synthesis For Low Power CMOS Digital Design.

Washington State University

Advanced VLSI Design Unit 05: Datapath Units. Slide 2 Outline  Adders  Comparators  Shifters  Multi-input Adders  Multipliers.

Computer Design Basics

DCSL & LVDCSL: A High Fan-in, High Performance Differential Current Switch Logic Families Dinesh Somasekhaar, Kaushik Roy Presented by Hazem Awad.

Digital Logic Structures: Chapter 3 COMP 2610 Dr. James Money COMP

Low Power – High Speed MCML Circuits (II)

L 19: Low Power Circuit Optimization. Power Optimization Modeling and Technology Circuit Design Level –logic Families –low-power Flip-Flops –low-power.

The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab 6 Multiplexers,

Chap 7. Register Transfers and Datapaths. 7.1 Datapaths and Operations Two types of modules of digital systems –Datapath perform data-processing operations.

Introduction to Operational Amplifiers

Tutorial 2 Question 1: For the common emitter amplifier shown in Fig.1 (a) draw the small signal equivalent circuit, representing the transistor in hybrid-

UNIVERSITY OF ROSTOCK Institute of Applied Microelectronics and Computer Science Single-Rail Self-timed Logic Circuits in Synchronous Designs Frank Grassert,

HW #5 7.10, 7.21, 7.71, 7.88 Due Tuesday March 3, 2005.

Oxford University Publishing Microelectronic Circuits by Adel S. Sedra and Kenneth C. Smith ( ) 8.2. Small-Signal Operation of the MOS Differential.

Static CMOS Logic Seating chart updates

Lecture 10: Computer Design Basics: The ALU and the Shifter Soon Tee Teoh CS 147.

Click to edit Master title style Progress Update Energy-Performance Characterization of CMOS/MTJ Hybrid Circuits Fengbo Ren 05/28/2010.

THEME 6: Frequency dividers. Digital counters with reduced counting modulus. Programmable digital counters. If the input pulses are more than K, the counter.

COE 360 Principles of VLSI Design Delay. 2 Definitions.

ELEC 5270/6270 Spring 2013 Low-Power Design of Electronic Circuits Pass Transistor Logic: A Low Power Logic Family Vishwani D. Agrawal James J. Danaher.

Digital Electronics Multiplexer

Flip Flops Lecture 10 CAP

Chapter 7 Designing Sequential Logic Circuits Rev 1.0: 05/11/03

Combinational circuits

SUMMING AMPLIFIER INTEGRATOR DIFFERENTIATOR COMPARATOR

Feedback Xs Xi Xo + - Xf βf

Digital-to-Analog Analog-to-Digital

EI205 Lecture 13 Dianguang Ma Fall 2008.

Lecture 27 Logistics Last lecture Today: HW8 due Friday

A KICK-BACK REDUCED COMPARATOR FOR A 4-6-BIT 3-GS/S FLASH ADC

Morgan Kaufmann Publishers

SEQUENTIAL LOGIC -II.

Digital Electronics Multiplexer

Latches and Flip-flops

Lecture 27 Logistics Last lecture Today: HW8 due Friday

Manual Example How to manually convert high-level code into circuit

COMBINATIONAL LOGIC.

Subject Name: Fundamentals Of CMOS VLSI Subject Code: 10EC56

Digital Control Systems Waseem Gulsher

ELEC 5270/6270 Spring 2011 Low-Power Design of Electronic Circuits Pass Transistor Logic: A Low Power Logic Family Vishwani D. Agrawal James J. Danaher.

Ratioed Logic EE141.

Mark Bristow CENBD 452 Fall 2002

Chapter 5 OUTLINE Op-Amp from 2-Port Blocks

Digital Circuits and Logic

COMBINATIONAL LOGIC - 2.

Carryout bit? Carryout bit is ‘1’ also on four cases. When a, b and carryin are 110, 101, 011, 111. Does it mean that we need a similar circuit as sum?

Presentation transcript:

Low Voltage Swing Logic Large Diffusion Connected Network (DCN) produces differential small signals. Extremely high-performance; Expensive reset network, reset cycle, huge load on clock.

Current Mode Differential Logic Utilize current mode logic to get stable low- voltage swing. Rs CDL SA S0S0 Xs S1S1 S1’S1’ Shunt transistors and resistors replace reset network. Small transistor count, no reset, small dynamic power, small clock load.

CMDL Waveform

Current Mode vs. Voltage Mode Time Constant Smaller shunt resistor, faster response. Limited by threshold voltage of sense amplifier. Voltage Mode Current Mode

CMDL Design Basic design rules: Any differential input pair must be connected through a shunt resistor or a closed transistor. (No full voltage swing in the circuit) For any differential output pair, only one shunt resistor or closed transistor on the active path. (Differential output signal can be detected) Applicable to extremely high performance low power datapath designs, such as MUX, barrel shifter and carry-skip adder.

Preliminary Results Delay (ps) Avg./Peak Power (mW) Delay×Avg. Power LVSCMDLLVSCMDLLVSCMDL 32-bit Mux / / bit Shifter / / bit Adder / / DELAY AND POWER COMPARISON BETWEEN CMDL AND LVS CIRCUITS