Back-end Electronics Upgrade TileCal Meeting 23/10/2009.

Slides:



Advertisements
Similar presentations
(Systems Analysis INTerface Board)
Advertisements

StreamBlade SOE TM Initial StreamBlade TM Stream Offload Engine (SOE) Single Board Computer SOE-4-PCI Rev 1.2.
1 SECURE-PARTIAL RECONFIGURATION OF FPGAs MSc.Fisnik KRAJA Computer Engineering Department, Faculty Of Information Technology, Polytechnic University of.
On the development of the final optical multiplexer board prototype for the TileCal experiment V. González Dep. of Electronic Engineering University of.
Maciej Gołaszewski Tutor: Tadeusz Sondej, PhD Design and implementation of softcore dual processor system on single chip FPGA Design and implementation.
Ultrasonic signal processing platform for nondestructive evaluation (NDE) Raymond Smith Advisors: Drs. In Soo Ahn, Yufeng Lu May 6, 2014.
ESODAC Study for a new ESO Detector Array Controller.
Digital Signal Processing and Field Programmable Gate Arrays By: Peter Holko.
© ABB Group Jun-15 Evaluation of Real-Time Operating Systems for Xilinx MicroBlaze CPU Anders Rönnholm.
Characterization Presentation Spring 2006 Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System.
Hardware accelerator for PPC microprocessor Final presentation By: Instructor: Kopitman Reem Fiksman Evgeny Stolberg Dmitri.
Status of the Optical Multiplexer Board 9U Prototype This poster presents the architecture and the status of the Optical Multiplexer Board (OMB) 9U for.
DSP online algorithms for the ATLAS TileCal Read Out Drivers Cristobal Cuenca Almenar IFIC (University of Valencia-CSIC)
Configurable System-on-Chip: Xilinx EDK
The Xilinx EDK Toolset: Xilinx Platform Studio (XPS) Building a base system platform.
1 Color Discriminating Tracking System Lloyd Rochester Sam Duncan Ben Schulz Fernando Valentiner.
Target Control Electronics Upgrade 08/01/2009 J. Leaver P. Smith.
Performance Analysis of Processor Characterization Presentation Performed by : Winter 2005 Alexei Iolin Alexander Faingersh Instructor:
Performance Analysis of Processor Midterm Presentation Performed by : Winter 2005 Alexei Iolin Alexander Faingersh Instructor: Evgeny.
Introduction to Field Programmable Gate Arrays (FPGAs) COE 203 Digital Logic Laboratory Dr. Aiman El-Maleh College of Computer Sciences and Engineering.
1 Fast Communication for Multi – Core SOPC Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab.
1 Chapter 14 Embedded Processing Cores. 2 Overview RISC: Reduced Instruction Set Computer RISC-based processor: PowerPC, ARM and MIPS The embedded processor.
Interface of DSP to Peripherals of PC Spring 2002 Supervisor: Broodney, Hen | Presenting: Yair Tshop Michael Behar בס " ד.
XUP Virtex-5 Development System January XUP Virtex52 Introducing XUPV5-LX110T A powerful and versatile platform packaged and priced for Academia!
Implementation of DSP Algorithm on SoC. Characterization presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompany engineer : Emilia Burlak.
Virtual Architecture For Partially Reconfigurable Embedded Systems (VAPRES) Architecture for creating partially reconfigurable embedded systems Module.
Lecture 7 Lecture 7: Hardware/Software Systems on the XUP Board ECE 412: Microcomputer Laboratory.
Using FPGAs with Embedded Processors for Complete Hardware and Software Systems Jonah Weber May 2, 2006.
Capstone PDR Fall 2005 Paintball Gun IR Sensing and Tracking Team Doki Doki: Matt Freeman (EE) James Kirby (ECE) Juan Rivera (EE)
General Purpose FIFO on Virtex-6 FPGA ML605 board midterm presentation
Dr. Sanatan Chattopadhyay Dr. Sudipta Bandopahyaya
General Purpose FIFO on Virtex-6 FPGA ML605 board Students: Oleg Korenev Eugene Reznik Supervisor: Rolf Hilgendorf 1 Semester: spring 2012.
31st July 2008AIDA FEE Report1 AIDA Front end electronics Report July 2008 Progress Virtex5 FPGA choice Milestones for prototype delivery.
The 6713 DSP Starter Kit (DSK) is a low-cost platform which lets customers evaluate and develop applications for the Texas Instruments C67X DSP family.
Xilinx at Work in Hot New Technologies ® Spartan-II 64- and 32-bit PCI Solutions Below ASSP Prices January
A Company Selling Technology and not just a Product.
Impulse Embedded Processing Video Lab Generate FPGA hardware Generate hardware interfaces HDL files HDL files FPGA bitmap FPGA bitmap C language software.
1 3-General Purpose Processors: Altera Nios II 2 Altera Nios II processor A 32-bit soft core processor from Altera Comes in three cores: Fast, Standard,
© 2004 Xilinx, Inc. All Rights Reserved EDK Overview.
SLAAC SV2 Briefing SLAAC Retreat, May 2001 Heber, UT Brian Schott USC Information Sciences Institute.
Maurice Goodrick, Bart Hommels 1 CALICE-UK WP2.2 Slab Data Paths Plan: – emulate multiple VFE chips on long PCBs – study the transmission behaviour.
Micro-Research Finland Oy Components for Integrating Device Controllers for Fast Orbit Feedback Jukka Pietarinen EPICS Collaboration Meeting Knoxville.
® SPARTAN Series High Volume System Solution. ® Spartan/XL Estimated design size (system gates) 30K 5K180K XC4000XL/A XC4000XV Virtex S05/XL.
Designing An Electronic Trigger For A Paintball Marker To Allow User Selectable Firing Rates Team WTR.
CPT Week, April 2001Darin Acosta1 Status of the Next Generation CSC Track-Finder D.Acosta University of Florida.
© 2011 Xilinx, Inc. All Rights Reserved This material exempt per Department of Commerce license exception TSU DSP Design Flow System Generator for DSP.
LAB1 Summary Zhaofeng SJTU.SOME. Embedded Software Tools CPU Logic Design Tools I/O FPGA Memory Logic Design Tools FPGA + Memory + IP + High Speed IO.
1 EDK 7.1 Tutorial -- SystemACE and EthernetMAC on Avnet Virtex II pro Development Boards Chia-Tien Dan Lo Department of Computer Science University of.
Part A Presentation Implementation of DSP Algorithm on SoC Student : Einat Tevel Supervisor : Isaschar Walter Accompanying engineer : Emilia Burlak The.
Rinoy Pazhekattu. Introduction  Most IPs today are designed using component-based design  Each component is its own IP that can be switched out for.
J. Prast, G. Vouters, Arlington, March 2010 DHCAL DIF Status Julie Prast, Guillaume Vouters 1. Future CCC Use in DHCAL Setup 2. Calice DAQ Firmware Implementation.
1 RapidIO Testbed Update Chris Conger Honeywell Project 1/25/2004.
Upgrade to the Read-Out Driver for ATLAS Silicon Detectors Atlas Wisconsin/LBNL Group John Joseph March 21 st 2007 ATLAS Pixel B-Layer Upgrade Workshop.
A Monte Carlo Simulation Accelerator using FPGA Devices Final Year project : LHW0304 Ng Kin Fung && Ng Kwok Tung Supervisor : Professor LEONG, Heng Wai.
Tools - LogiBLOX - Chapter 5 slide 1 FPGA Tools Course The LogiBLOX GUI and the Core Generator LogiBLOX L BX.
Somervill RSC 1 125/MAPLD'05 Reconfigurable Processing Module (RPM) Kevin Somervill 1 Dr. Robert Hodson 1
Links from experiments to DAQ systems Jorgen Christiansen PH-ESE 1.
US Peripheral Crate VMEbus Controller Ben Bylsma EMU – ESR CERN, November 2003.
Project D02209: FPGA Bridge between High Speed Channel & External Network Mid Semester Presentation 30/05/10 Supervisor: Mony Orbach Students: Alex Blecherov.
Design with Vivado IP Integrator
FPGA Technology Overview Carl Lebsack * Some slides are from the “Programmable Logic” lecture slides by Dr. Morris Chang.
MobiDick4 progress report Carlos Solans. Introduction MobiDICK is a complete test bench for super-drawers Will be used during the maintenance in the long.
ODE Workshop, LIP, 08/04/05 SRP: Current Status Irakli MANDJAVIDZE DAPNIA, CEA Saclay, Gif-sur-Yvette, France.
Status of the Mother Board MobiDICK 4 Fernando Carrió Argos.
DSC - fundamente MPU MCU DSP DSC Alternative Freescale
ENG3050 Embedded Reconfigurable Computing Systems
Embedded Units In more complex FPGAs There are many specialized circuitry, particularly for DSP. These include a variety of Adders, Multipliers, Processors.
Abelardo Jara-Berrocal Joseph Antoon Ph.D. Students
Course Agenda DSP Design Flow.
The performance requirements for DSP applications continue to grow and the traditional solutions do not adequately address this new challenge Paradigm.
Presentation transcript:

Back-end Electronics Upgrade TileCal Meeting 23/10/2009

OMB Production Status 28/38 OMBs validated (73.7%) – 10 are already in CERN 12/38 OMB repaired (31.2%) – 10 with G-link chips problems 23 chips resoldered 2 chips replaced 10/38 OMBs still being tested (26.3%) – At least 8 have problems

OMB Production Status OMB IDPROBLEMS OMB172 x G-link chips badly soldered OMB24J-Tag chain: Not possible to program OMB272 x G-link chips badly soldered OMB30TTC and CRC FPGAs: no communication OMB31TTC or VME FPGA: no VME access possible OMB35G-link badly soldered OMB37G-link badly soldered OMB38LEMO connector badly soldered

Back-end Electronics Upgrade Main Idea for the Back-end Upgrade R&D – Fact: Higher system integration could be achieved using last generation FPGAs. More functional blocks of the present system may be implemented within these FPGAs – Advantages: Flexibility: architecture can be modified by firmware Versatility: DSP hardware slices within FPGA Shorter interconnections: Faster data transfers

Back-end Electronics Upgrade Target: Implement scaled version of the BE Upgrade in a Last Generation FPGA – BE in embedded system using Xilinx MicroBlaze processor with EDK Tools First steps in the embedded system – Implement Optimal Filtering in FPGA DSP slices – Implement G-link in FPGA GTP transceivers – Create the embedded system and start interconnecting the functional blocks – Monitor the BE processing tasks from the PC through PCI

Back-end Electronics Upgrade GTP Transceiver GTP Transceiver µBlaze Pipeline Event Buffer Optimal Filtering Optimal Filtering PCI Interface Histograms Weights Constants FPGA Embedded system using a Xilinx µBlaze processor

Back-end Electronics Upgrade Problem: We have no longer the Xilinx ML555 Expected to have new Xilinx Virtex-6 Evaluation board on December Meanwhile use Digilent Spartan3E Starter Kit

Back-end Electronics Upgrade Practicing with EDK Tools tutorials – Achieved until now: Embedded system with 32-bit 50 MHz MicroBlaze Communication with board peripherals – LEDs, pushbuttons, switches, LCD, RS232 output Use of GPIOs Creation and communication with user defined custom- peripheral in FPGA Instantiation of interrupt controller, use of interruptions with timers HW/SW Debugging

Back-end Electronics Upgrade