Farooq Ahmad Shah Manufacturing of Microprocessor.

Slides:



Advertisements
Similar presentations
Malaviya National Institute of Technology
Advertisements

FABRICATION PROCESSES
CMOS Fabrication EMT 251.
Lecture 0: Introduction
(5.1) Integrated Circuit Processing  Pulling ingots  Wafers  Patterning  Fabrication cycle  Testing  Packaging  CAD design of ICs  Future issues.
Wally Dream Job.
VLSI Design Lecture 2: Basic Fabrication Steps and Layout
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
Photolithography Photolithography is the transfer of patterns, circuits, device structures, etc. to a substrate or wafer using light and a mask.
Integrated Circuits (ICs)
Week 10a – Introduction to Semiconductors and Diodes
Electronics Manufacturing Processes Manufacture of Electronics Components Manufacture of Printed Circuit Boards (PCB’s) Assembly of components on PCB’s.
Introduction to CMOS VLSI Design Lecture 0: Introduction
IC Fabrication and Micromachines
The Physical Structure (NMOS)
Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Sedra/Prentice Hall, Saint/McGrawHill,
The Deposition Process
ECE 424 – Introduction to VLSI Design Emre Yengel Department of Electrical and Communication Engineering Fall 2012.
Device Fabrication Example
Introduction Integrated circuits: many transistors on one chip.
Rochester Institute of Technology - MicroE © REP/LFF 8/17/2015 Metal Gate PMOS Process EMCR201 PMOS page-1  10 Micrometer Design Rules  4 Design Layers.
INTEGRATED CIRCUITS.
ISAT 436 Micro-/Nanofabrication and Applications MOS Transistor Fabrication David J. Lawrence Spring 2001.
Z. Feng VLSI Design 1.1 VLSI Design MOSFET Zhuo Feng.
Solid State Electronics
CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.
Fabrication of Active Matrix (STEM) Detectors
Lecture on Integrated Circuits (ICs)
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication  Silicon Ingots  Wafers  Chip Fabrication Steps (FEOL, BEOL)  Processing Categories 
Outline Introduction CMOS devices CMOS technology
Material Science and Technology 2
Nano/Micro Electro-Mechanical Systems (N/MEMS) Osama O. Awadelkarim Jefferson Science Fellow and Science Advisor U. S. Department of State & Professor.
Lecture 0: Introduction. CMOS VLSI Design 4th Ed. 0: Introduction2 Introduction  Integrated circuits: many transistors on one chip.  Very Large Scale.
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
Chapter 4 Overview of Wafer Fabrication
SEMINAR ON IC FABRICATION MD.ASLAM ADM NO:05-125,ETC/2008.
I.C. Technology Processing Course Trinity College Dublin.
SEMINAR PRESENTATION ON IC FABRICATION PROCESS
Feb 2007Stith1 Semiconductors Material, Components, and Manufacture Joseph Stith February 2007.
Introduction to CMOS VLSI Design CMOS Fabrication and Layout Harris, 2004 Updated by Li Chen, 2010.
Elemental silicon is melted and grown into a single crystal ingot Single crystal ingot being grown Completed silicon ingot.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #4. Ion Implantation  Introduction  Ion Implantation Process  Advantages Compared to Diffusion  Disadvantages.
Introduction EE1411 Manufacturing Process. EE1412 What is a Semiconductor? Low resistivity => “conductor” High resistivity => “insulator” Intermediate.
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
©2008 R. Gupta, UCSD COSMOS Summer 2008 Chips and Chip Making Rajesh K. Gupta Computer Science and Engineering University of California, San Diego.
CMOS VLSI Fabrication.
CMOS FABRICATION.
1 Device Fabrication And Diffusion Overview 5 and 8 February 2016 Silicon Wafer Production-Refer to Chapter “0” Prologue Raw material ― Polysilicon nuggets.
Antenna Project in Cameron clean room Wafer preparation, conductor deposition, photolithography.
Definition History Fabrication process Advantages Disadvantages Applications.
CMOS Fabrication EMT 251.
IC Manufactured Done by: Engineer Ahmad Haitham.
Basic Planar Processes
Integrated Circuits.
CMOS Fabrication CMOS transistors are fabricated on silicon wafer
Prof. Jang-Ung Park (박장웅)
Electronics Manufacturing Processes
Memscap - A publicly traded MEMS company
LITHOGRAPHY Lithography is the process of imprinting a geometric pattern from a mask onto a thin layer of material called a resist which is a radiation.
Device Fabrication And Diffusion Overview
IC Fabrication Overview Procedure of Silicon Wafer Production
Device Fabrication And Diffusion Overview
Photolithography.
CSE 87 Fall 2007 Chips and Chip Making
Basic Planar Process 1. Silicon wafer (substrate) preparation
Presentation transcript:

Farooq Ahmad Shah Manufacturing of Microprocessor

Preliminary Discussion Integrated circuit: An electronic circuit designed to perform some function, in which the electronic components (transistors, resistors, diodes, capacitors, etc.) are miniaturized, built into a small "chip" made of silicon and interconnected through tiny strands of aluminum. More commonly referred to as "microchips", or "IC chips“ The chip found inside of a "musical" birthday card contain only a few dozen components, whereas a Pentium processor today contains over 800 million transistors! When an integrated circuit is extremely complex, it is usually known as a microprocessor.

Preliminary Discussion (contd.) Microprocessors are manufactured in clean rooms, the ambiance of which cleaner than a hospital operating room. –The air in the clean room is air conditioned to a temperature of 21C (70F) and 45% relative humidity. –The air is passed through a high-efficiency particulate air (HEPA) filter to capture particle contaminants –workers must be covered from head to toe in specialized garments, called bunny suits, designed to trap particles.

Outline of the processing steps Sequence of processing steps in the production of integrated circuits: (1) pure silicon is formed from the molten state into an ingot and then sliced into wafers; (2) fabrication of integrated circuits on the wafer surface; and (3) wafer is cut into chips and packaged.

Silicon Ingot To provide uniform electrical properties throughout, the silicon must be almost totally pure and a perfect crystal. The Czochralski process for growing single-crystal ingots of silicon: (a) initial setup prior to start of crystal pulling, and (b) during crystal pulling to form the boule. Ingot diameter 300mm(12 in) and up to 3m(10 ft) long

Silicon Ingot (contd.) Grinding operations used in shaping the silicon ingot: (a) a form of cylindrical grinding provides diameter and roundness control, and (b) a flat ground on the cylinder.

Silicon Wafers Wafer slicing using a diamond abrasive cutoff saw.

Silicon Wafers (contd.) Two of the steps in wafer preparation: (a) contour grinding to round the wafer rim, and (b) surface polishing.

IC Fabrication Repeated sequential steps (200 times or more). Layering: Adding new material on top of or into the silicon like dopants, insulators, conductors. Photolithography: By exposing a light sensitive chemical (photoresist) through a mask, the desired pattern is transferred onto the current top layer. Etching: Removes the material to give the desired pattern.

AN EXAMPLE: How can you create a p-type region in a n-type doped silicon region? IC Fabrication (contd.) Ions of arsenic are bombarded using ion implantation to create a n-type doped region.ion implantation Layer of SiO is grown using oxidation. 2 Layer of photoresist is applied. photoresist is an organic polymer sensitive to light radiation in a certain wavelength range; the sensitivity causes either an increase or decrease in solubility of the polymer to certain chemicals.

IC Fabrication (E.g. contd.) Expose photoresist using appropriate lithographic mask.lithographic Develop the photoresist. EtchEtch photoresist and silicon dioxide. Implant boronRemove silicon dioxide

IC Fabrication (contd.) (A) A p-type wafer (silicon doped with Boron) has a epilayer of n-type (silicon doped with Phosphorous or Arsenic) (B) A mask is used to implant Silicon Dioxide, for the insulator (C) Acceptor atoms (Boron) are diffused into the window in the Silicon Dioxide (D) Using another mask additional Silicon Dioxide is grown. and donor atoms (elements like Arsenic with excess electrons) are implanted. (E) Another mask is used to grow additional Silicon Dioxide. Another mask is then used to implant evaporated Aluminum or Copper for the contacts. This is a Bipolar Junction Transistor (BJT).

Packaging Wafer Testing: a computer-controlled needle probes contacts the chip connection pads and a series of DC tests are carried out to indicate short circuits and other faults; the failed chips are marked with an ink dot; these defects are not packaged. Chip Separation: A thin diamond-impregnated saw blade is used to perform the cutting operation. The sawing machine is highly automatic and its alignment with the ‘‘streets’’ between circuits is very accurate. Die Bonding: Automated handling systems pick the separated chips and place them for on the die. Epoxy is applied to the base of the chip. Wire Bonding After the die is bonded to the package, electrical connections are made between the contact pads on the chip surface and the package leads. Video

Thank you.

Ion Implantation First a gas containing the desired dopant is ionized by bombarding it with electrons, producing charged atoms. This process will also produce ions of other types, are screened out. By carefully adjusting the field, the desired ions are given the correct arc to exit the mass spectrometer. Ions that are heavier will curve too wide and ions that are lighter will curve too sharply to escape. The dopant ions are then accelerated through a very strong electric field and fired at the wafer. A patterned layer of photoresist or other material is used to block the dopant atoms from areas where they are not needed. In areas of silicon that are exposed, the ions crash into the surface at high rates of speeds. The total dose of dopant depends upon how many ions are fired into the silicon. Wafer must be annealed to allow the doper atoms and silicon atoms to position themselves in their proper places.

Photolithography Photolithography, also known as optical lithography, uses light radiation to expose a coating of photoresist on the surface of the silicon wafer; a mask containing the required geometric pattern for each layer separates the light source from the wafer, so that only the portions of the photoresist not blocked by the mask are exposed. The mask consists of a flat plate of transparent glass on to which a thin film of an opaque substance has been deposited in certain areas to form the desired pattern. Thickness of the glass plate is around 2 mm (0.080 in), whereas the deposited film is only a few mm thick—for some film materials, less than 1 mm.The mask itself is fabricated by lithography, the pattern being based on circuit design data, usually in the form of digital output from the CAD system used by the circuit designer.

Etching Etching is usually done selectively, by coating surface areas that are to be protected and leaving other areas exposed for etching. The coating maybe an etch-resistant photoresist, or it maybe a previously applied layer of material such as silicon dioxide. Wet Chemical Etching involves the use of an aqueous solution, usually an acid, to etch away a target material. The etching solution is selected because it chemically attacks the specific material to be removed and not the protective layer used as a mask. Dry Plasma Etching uses an ionized gas to etch a target material. The ionized gas is created by introducing an appropriate gas mixture into a vacuum chamber. and using radio frequency (RF) electrical energy to ionize a portion of the gas, thus creating a plasma. The high-energy plasma reacts with the target surface, vaporizing the material to remove it.