BLM FOR THE INJECTORS PROJECT LINAC4 & PSB Beam Instrumentation Review – 18/10/2011 Christos Zamantzas

Slides:



Advertisements
Similar presentations
Controller Tests Stephen Kaye Controller Test Motivation Testing the controller before the next generation helps to shake out any remaining.
Advertisements

IEFC Workshop – 22/03/2011 JJ Gras on behalf of BE-BI 1.
Digital RF Stabilization System Based on MicroTCA Technology - Libera LLRF Robert Černe May 2010, RT10, Lisboa
HPS MPS OVERVIEW Dan Sexton & the Safety Systems Group JLAB 1.
28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.
CDF Silicon Workshop th May 2006 New BLM & BLM electronics Jose E. Garcia, Jennifer Gimmell, Ulrich Husemann.
Vegard Joa Moseng BI - BL Student meeting Reliability analysis summary for the BLEDP.
LECC 2006 Ewald Effinger AB-BI-BL The LHC beam loss monitoring system’s data acquisition card Ewald Effinger AB-BI-BL.
BLM FOR THE INJECTORS PROJECT CABLING NON-CONFORMITIES LIU-PSB Working Group Meeting (15/08/2013) Christos Zamantzas
INJECTORS BLM BI-TB on Proton Injector start-up. Summary of actions 2 BLM SystemComments LINAC2 8 movable detectors.
Technical review on UPS power distribution of the LHC Beam Dumping System (LBDS) Anastasia PATSOULI TE-ABT-EC Proposals for LBDS Powering Improvement 1.
The TIMING System … …as used in the PS accelerators.
LHC Beam Screen Heaters: System overview, consolidation needs and project planning 4 February TE-CRG/JCC (Beam Screen Heater Review) 1.
Wir schaffen Wissen – heute für morgen 24 August 2015PSI,24 August 2015PSI, Paul Scherrer Institut Status WP 8.2 RF Low Level Electronic Manuel Brönnimann.
ORNL-SNS Diagnostic Group SNS Beam Loss Monitors and HARPs Machine Protection System FDR September 11,2001 Presented by Saeed Assadi.
GEM Electronic System Status New releases of electronic boards: ◦ MPD v 4.0 ◦ Backplane 5 slot short (for UVa design) ◦ APV Front-End with Panasonic connector.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
LHC ARC Commissioning report during LS1 Agenda: VRGPE documentation (former VRJGE) Active Penning modification By-Pass Valves modification LHC ARC commissioning.
SPS Beam Loss System The SPS Beam-Loss System Hardware: Gianfranco Ferioli Software: Lars K. Jensen CERN SL/BI SL/OP Linkman: Antoine Ferrari.
XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Dariusz Makowski, Technical University of Łódź LLRF review, DESY, 3-4 December 2007 Advanced.
BI day 2011 T Bogey CERN BE/BI. Overview to the TTpos system Proposed technical solution Performance of the system Lab test Beam test Planning for 2012.
23 February 2004 Christos Zamantzas 1 LHC Beam Loss Monitor Design Considerations: Digital Parts at the Tunnel Internal Review.
11th March 2008AIDA FEE Report1 AIDA Front end electronics Report February 2008.
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
LHC BLM Software revue June BLM Software components Handled by BI Software section –Expert GUIs  Not discussed today –Real-Time software  Topic.
Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August
BLM AUDIT 2010Ewald Effinger BE-BI-BL BLM tunnel installation and data acquisition card (BLECF) Ewald Effinger AB-BI-BL.
Beam Line BPM Filter Module Nathan Eddy May 31, 2005.
Vegard Joa Moseng BI - BL Student meeting Reliability analysis of the Input Monitor in the BLEDP.
GAN: remote operation of accelerator diagnosis systems Matthias Werner, DESY MDI.
11 October 2002Paul Dauncey - CDR Introduction1 CDR Introduction and Overview Paul Dauncey Imperial College London.
BPM stripline acquisition in CLEX Sébastien Vilalte.
Preparation for production phase Web – New web with HV pigtail qualified (?) – Installed on 2 views in Technical run Very little effect on noise; detector.
BLM FOR THE INJECTORS PROJECT LINAC4 & PSB Linac4 Beam Coordination Committee - Meeting 33 (31/05/2012) Christos Zamantzas
L4 BCC – 1 Sep 2011 F. Roncarolo, U. Raich L.Soby, J.Tan, C.Zamantzas, F. Lenardon, C.Vuitton, G-J.Focker.
Standard electronics for CLIC module. Sébastien Vilalte CTC
INJECTORS BLM SYSTEM: PROGRESS REPORT Christos Zamantzas on behalf of the BLM team. MSWG 28/08/2015.
New digital readout of HFRAMDON neutron counters Proposal Version 2.
05/12/2014 Gerrit Jan Focker, BE/BI/PM 1 PSB-Injection H - and H 0 Dump detectors and Stripping Foil current measurement.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
Sumary of the LKr WG R. Fantechi 31/8/2012. SLM readout restart First goal – Test the same configuration as in 2010 (rack TS) – All old power supplies.
February 4 th, Quality assurance plan: production, installation and commissioning N.Vauthier TE-CRG Technical Review on Beam Screen Heater Electronics.
LIU-PSB Working Group meeting: 25/06/2015, Markus Zerlauth Consolidation of magnet interlocks in the PS complex – Warm magnet Interlock System (WIC) R.Mompo,
ECAL electronics schedule JFMAMJJASONDJFMAM Prototype 2 boards Design Layout Fabrication and assembly Testing, including VFE prototype tests Production.
PSB and PS test systems status. M. Haase September 14 th Finemet Review.
Software for Testing the New Injector BLM Electronics
Beam Interlock System SPS CIBU Connection Review
2007 IEEE Nuclear Science Symposium (NSS)
Jorge Sánchez-Quesada BE-RF-FB
BI-day 2014, The SEM-grid renovation project Michel Duraffourg
Injectors BLM system: PS Ring installation at EYETS
Overview of the project
Ideas and design concepts, and challenges
Ewald Effinger, Bernd Dehning
The ELENA BPM System. Status and Plans.
Status of the BI Work Package in the LIU-PSB frame
Injectors BLM system: PS and PSB Ring installations at EYETS
LHC BLM system: system overview
Front-end electronic system for large area photomultipliers readout
CONSOLIDATION CPS-BL SYSTEM
Remote setting of LHC BLM thresholds?
CONSOLIDATION CPS-BL SYSTEM
Combiner functionalities
J. Emery, B. Dehning, E. Effinger, G. Ferioli, C
BESIII EMC electronics
LHC Beam Loss Monitoring System
LHC BLM Software audit June 2008.
Clement Derrez European Spallation Source ERIC Date
Configuration of BLETC Module System Parameters Validation
Presentation transcript:

BLM FOR THE INJECTORS PROJECT LINAC4 & PSB Beam Instrumentation Review – 18/10/2011 Christos Zamantzas

Introduction This project has undertaken the task to develop up-to-date Beam Loss Monitoring Systems for the Injectors. Mainly, Build a generic, highly configurable and high-performing system Acquisition part to accept any monitor type Use reprogrammable parts to target all injectors’ requirements Team members: BI/BL: M. Alsdorf, B. Dehning, E. Effinger, J. Emery, G. Venturini, W. Vigano, C. Zamantzas BI/SW: S. Jackson, L. Jensen LINAC4 Review – 18/10/2011

Outline Specifications System overview Installation overview Budget estimations Production Planning LINAC4 Review – 18/10/2011

SPECIFICATIONS

General Information Useful information on the LINAC4 and PSB requirements can be found in the following links: Beam Interlock Specifications for LINAC4, Transfer Lines and PS Booster with LINAC4 [ Notes on the Beam Loss Monitoring System for LINAC4 and PSB [link]link  Description of all important info, specific implementations, etc  Documents under preparation.  Meeting notes Summary table of requirements [link]link  Result from discussions the BL and SW sections had with OP LINAC4 Review – 18/10/2011

Acquisition & Processing Synchronisation of acquisitions is required with the start of the cycle to  Perform calculation of integration periods and  Schedule comparisons with their corresponding threshold values. Synchronisation to be achieved by  Use an event received through the timing system.  Dedicated timing card with broadcast in the backplane.  Sync will be done at the processing level (i.e. 2 samples jitter between cards). Up to 4 integration periods:  2  s, 400  s, 1 ms and 1.2 s (full cycle)  Log maximum values recorded for each in the cycle  Log 1.2 s value for ambient radiation measurement LINAC4 Review – 18/10/2011

Threshold Comparisons The threshold values will need to be unique per channel:  Each card will process 8 channels The threshold values will need to be unique per user:  The information of the current user has to be obtained from the telegram per cycle -> dedicated timing card  Memory for 32 users should be reserved. Two integration periods, 2  s and 1.2 s, will be checked against their threshold values:  2 threshold values, one for each of the integration periods.  In the case the measured values exceed those the beam permit signal will be removed for all users and until operator acknowledges. Two integration periods will be checked for repeated over threshold function (might be implemented in SW)  An additional 2 threshold values for the same integration periods (i.e. 2  s and 1.2 s) will also be required.  In the case they are found to over threshold repeatedly n times it will be required to block this user’s injections only until operator acknowledges.  The repeat value n will be settable per monitor in the range of 1 to 16. LINAC4 Review – 18/10/2011

Beam Permit Logic System has to block injections  i.e. “remove permit” if losses over threshold System has to remember if the user is allowed to have beam  i.e. “give permit” if previous cycle for the user was ok (or errors cleared) The Beam Interlock Controller will be configured in the “Non-latch” mode.  i.e. the BLM system will need to follow timing and notify in advance. The maximum latency (from measurement to output) should be kept as small as possible.  The target for the first integration period is ~ 5 μs. Only data from the current cycle need to be considered.  Timing in the electronics essential (i.e. possible failure mode) LINAC4 Review – 18/10/2011

Online display & Capture functions Time [ms] C0 Cycle n 275 LINAC4 2 μs samples 274 Cycle n+1 Tx windowAcq. window Adjustable 1 ms window of 2μs samples1 ms samples PSB BI LINAC4 Review – 18/10/2011

SYSTEM OVERVIEW

System Architecture LINAC4 Review – 18/10/2011

Acquisition Crate 12 3D model of the Acquisition Crate Acquisition cards (BLEDP) Main panel LEDs Power switch Ref. Input Control Unit Later version w/ advanced remote functions by William Vigano LINAC4 Review – 18/10/2011

Acquisition principle (ACFC & DADC) The input channel circuit is able to measure current input from 10pA to 200mA. The measurement of the current input is performed by two different techniques: 1)Advanced Current to Frequency Converter (ACFC) used in the range 10pA to 30mA 2)Direct ADC acquisition (DADC) used in the range 20.3µA to 200mA 13 No gain change required: The switch between the 2 ranges is managed by the FPGA. If the maximum ACFC counts is reached, the FPGA switches the circuit to the DADC mode. When the value of the DADC falls below a threshold, the FPGA switches the circuit to the ACFC mode. by William Vigano LINAC4 Review – 18/10/2011

INSTALLATION OVERVIEW

Cable choices overview Details: Coaxial (double shielded): CKB50CKB50 HV cable: CBH50CBH50 Connectors (custom-made): prototype received. Adaptors (custom-made): specifications given Machine # ch Signal cable HV cable Cable tray spare cables Comments LINAC4 30 Coaxial (double shielded) singleyes installation started; PSB 48 Coaxial (double shielded) 6 ch in seriesno?new cables required PS 109 Coaxial (double shielded) 6 ch in seriesno?new cables required BI LINAC4 Review – 18/10/2011

LINAC4 cabling Signal input (CFC) Ionization Chamber HV Supply 1500V HV BNC CKB 50BNC External Screen 2 Internal Screen 1  External screen to shield high frequency noise.  Internal screen to shield low frequency noise (GND only on electronic side, IC is floating).  Screen of HV BNC is open on the IC side to assure there is no ground loop.  CKB 50 up to 200m, BNC up to 2m by Ewald Effinger Note: most probably will use the same for PS and PSB enclosed in cable traytube BI LINAC4 Review – 18/10/2011

BUDGET ESTIMATIONS

Summary of budget needed EstimateBudget *diff LINAC4150,200133,000-17,200 PSB161, , ,324 PS443, ,152 TOTAL754,676383, ,676 * Budget value for LINAC4 is from last EVM * Budget values for PSB and PS are taken from the Injector Consolidation document, which does not include cabling;Injector Consolidation Note: Latest version of the calculations can be found at:  LINAC4 calculation still close on estimate  First estimate with new cables on PS (100m) and PSB (60m)  Detectors assumed Ionisation Chambers and taken from the LHC spares BI LINAC4 Review – 18/10/2011

LINAC4 budget estimate LINAC4 Review – 18/10/2011 InstallationSpare Estimated Prices:CHFunitstotal priceunitstotal priceGeneral Comments Point Specific Comments Monitor IC LINAC4 will take from LHC spares SEM000 ACEM000 LINAC4 specs have a request - not clear yet on numbers LIC0 0 0 Module Carrier (prototype)0 0 0 will re-use standard carrier Mezzanine (prototype) new development; will be split between projects Carrier (production) VME64x re-production Mezzanine (production)40000 Processing not including protyping costs prototype new development; will be split between projects production price per card to produce Mezzanine30000 assuming gigabit link Acquisition not including protyping costs Combiner & Survey needs re-productionsecond CS for controlling the extra HV Acquisition crate chassis backplane power supply30000 Complete crate Processing crate Complete crate (renovation) In the renovations the CPU is paid by CO cpu Complete crate (new construction) In a new construction need to add the CPU costLinac4 in considered a new construction Rack Installation signal cable price per metre for double shielded coaxialLINAC4 single cable per monitor (30*100m) HV cable price per metre HV power supply (730 Euro) should add as many as possible for better measurements Cable patch & Signal boxes Cabling and boxes for 1 BLM: HV cabling: Plug 2 * 33.0CHF/p ; cable 1CHF/m * 10 m -> total = 76CHF/ cable BNC cabling: Plug 2 * 16CHF/p ; cable 1CHF/m * 10 m -> total = 42CHF/ cable Box: 45 CHF/p; HV Socket 3 * 11.0CHF/p ; BNC Socket 2*6CHF/p -> 90CHF/P 208CHF/BLM New cabling; no boxes are needed. CHF 136,600CHF 13,600 TOTALCHF 150,200

PSB budget estimate LINAC4 Review – 18/10/2011 InstallationSpare Estimated Prices:CHFunitstotal priceunitstotal priceGeneral Comments Point Specific Comments Monitor IC Use LHC spares SEM000 ACEM000 LIC0 0 0 Module Carrier (prototype)0 0 0 will re-use standard carrier Mezzanine (prototype) new development; will be split between projects Carrier (production) VME64x re-production Mezzanine (production)40000 Processing not including protyping costs prototype new development; will be split between projects production price per card to produce Mezzanine30000 assuming gigabit link Acquisition not including protyping costs Combiner & Survey needs re-production Acquisition crate chassis backplane power supply30000 Complete crate Processing crate Complete crate (renovation) In the renovations the CPU is paid by CO cpu Complete crate (new construction) In a new construction need to add the CPU cost Rack Installation signal cable price per metre for double shielded coaxialdouble shielded per channel HV cable price per metre8 cables needed HV power supply (730 Euro) should add as many as possible for better measurements Cable patch & Signal boxes Cabling and boxes for 1 BLM: HV cabling: Plug 2 * 33.0CHF/p ; cable 1CHF/m * 10 m -> total = 76CHF/ cable BNC cabling: Plug 2 * 16CHF/p ; cable 1CHF/m * 10 m -> total = 42CHF/ cable Box: 45 CHF/p; HV Socket 3 * 11.0CHF/p ; BNC Socket 2*6CHF/p -> 90CHF/P 208CHF/BLM CHF 145,984CHF 15,340 TOTALCHF 161,324

PRODUCTION PLANNING

PCB development 1.prototype of BLEDP (4 pcs)  Workshop started design on week 34 (mid August) 2.mount 2 PCB; analogue and digital checks in parallel  Expected mid November 3.develop basic functions in FPGA  Validate connections;  later will be part of the “diagnostics” firmware. 4.prototype backplane of acq. crate  Requested time in design office for mid October. 5.validation of the complete acquisition system  Will use SFP with gigabit Ethernet.  Support by BI/SW for diagnostic and expert application. 6.prototype mezzanine (if no re-iteration needed)  Requested time for mid November; Will be later  Most of the design is mirror of the digital part of the BLEDP board. LINAC4 Review – 18/10/2011 -> Will receive end Oct. -> Could start end Oct. At the moment we are 3-4 weeks in advance of schedule !! -> On plan

FPGA & FESA Real-Time software Definition of the memory map  CPU in readout simulation mode  Start development of driver, RT software, etc.  First version of memory map (LINAC4) - end of September Develop VME block transfer  Needed for extracting all data requested  First version of (M)BLT – end of November Test-bench: VME crate with bare carrier boards  Intel CPU  Firmware with dummy vectors  Timing  First version of RT could start being implemented LINAC4 Review – 18/10/2011 -> two weeks late -> on schedule

SUMMARY

Summarising No written and approved specifications  Continuous communication with OP – most details have been defined Reliable tunnel installation  Monitors will be Ionisation Chambers  High immunity to EMI with special cables, connectors and enclosed cabletrays High performance acquisition electronics  Automatic range selection  Dynamic range =  In system calibration mode Modular processing electronics  High availability of resources (~350’000 Logic Elements)  Embedded bidirectional gigabit links  Additional gigabit ethernet link Production and planning well defined and on schedule  Six new printed circuit boards under design  Five FPGAs under design  Test-benches for verification and software development LINAC4 Review – 18/10/2011

THANK YOU

RESERVED SLIDES

Prices used for the estimation Monitor IC1500 SEM0 ACEM0 LIC0 Module Mezzanine (prototype)40000new development; will be split between projects Carrier (production)2500VME64x re-production Mezzanine (production)400 Processing2900not including protyping costs prototype60000new development; will be splitted between projects production1500price per card to produce Mezzanine300assuming gigabit link Acquisition1800not including protyping costs Combiner & Survey2000needs re-production Acquisition crate chassis500 backplane1000 power supply300 Complete crate1800 Processing crate Complete crate (renovation)10000In the renovations the CPU is paid by CO cpu3000 Complete crate (new construction)13000In a new construction need to add the CPU cost Rack12400Value estimated from LINAC4 request by JCG Installation signal cable20price per metre for double shielded coaxial HV cable5price per metre HV power supply1100(730 Euro) should add as many as possible for better measurements Cable patch & Signal boxes208 Cabling and boxes for 1 BLM: HV cabling: Plug 2 * 33.0CHF/p ; cable 1CHF/m * 10 m -> total = 76CHF/ cable BNC cabling: Plug 2 * 16CHF/p ; cable 1CHF/m * 10 m -> total = 42CHF/ cable Box: 45 CHF/p; HV Socket 3 * 11.0CHF/p ; BNC Socket 2*6CHF/p -> 90CHF/P 208CHF/BLM BI LINAC4 Review – 18/10/2011