Presentation is loading. Please wait.

Presentation is loading. Please wait.

Galen SasakiEE 260 University of Hawaii1 Building D Flip Flops Combinational Circuit Components –Switches –Voltage inverters D Clocked Latch –Feedback.

Published byRachel Lawrence Modified over 8 years ago

Similar presentations

Presentation on theme: "Galen SasakiEE 260 University of Hawaii1 Building D Flip Flops Combinational Circuit Components –Switches –Voltage inverters D Clocked Latch –Feedback."— Presentation transcript:

1

2 Galen SasakiEE 260 University of Hawaii1 Building D Flip Flops Combinational Circuit Components –Switches –Voltage inverters D Clocked Latch –Feedback to store bits D Flip Flop –Two D clocked latches

3 Galen SasakiEE 260 University of Hawaii2 Building D Flip Flops Primitive Combinational Circuits (Switches/Transisters) D Clocked Latches D Flip Flops

4 Galen SasakiEE 260 University of Hawaii3 Combinational Circuit Components Normally Open Switch L open H closed Normally Closed Switch H open L closed Control = LControl = H

5 Galen SasakiEE 260 University of Hawaii4 Combinational Circuit Components Voltage Inverters (2 symbols) Active Device LH LH

6 Galen SasakiEE 260 University of Hawaii5 A Simple 1-Bit Memory QD State value (1 bit) Input to load new state value

7 Galen SasakiEE 260 University of Hawaii6 A Simple 1-Bit Memory QD Two configurations: Hold (store)= hold onto the state value Load = load a new state value State value (1 bit) Input to load new state value

8 Galen SasakiEE 260 University of Hawaii7 Holding (Storing) With Voltage Inverters Devices drive each other

9 Galen SasakiEE 260 University of Hawaii8 Holding (Storing) With Voltage Inverters Devices drive each other H

10 Galen SasakiEE 260 University of Hawaii9 Holding (Storing) With Voltage Inverters Devices drive each other H L H

11 Galen SasakiEE 260 University of Hawaii10 Holding (Storing) With Voltage Inverters Devices drive each other H LL H

12 Galen SasakiEE 260 University of Hawaii11 Holding (Storing) With Voltage Inverters Devices drive each other H LL H L HH L

13 Galen SasakiEE 260 University of Hawaii12 Simple Memory: Two Configurations QD Two configurations: Hold (store)= hold onto the state value Load = load a new state value State value (1 bit) Input to load new state value

14 Galen SasakiEE 260 University of Hawaii13 Simple Memory: Two Configurations DQDQ HoldLoad

15 Galen SasakiEE 260 University of Hawaii14 Simple Memory: Two Configurations DQDQ HoldLoad Switches

16 Galen SasakiEE 260 University of Hawaii15 D Clocked Latch Q clock D clock = L : Hold clock = H : Load

17 Galen SasakiEE 260 University of Hawaii16 D Clocked Latch DQ Clock It similar to a D flip flop but it reacts to the clock differently Q Clock DQ Clock = H = L Hold Q = D It’s “transparent” Load

18 Galen SasakiEE 260 University of Hawaii17 Comparing Flip Flop and Latch D Q Clock D Q-FlipFlop Q-Latch

19 Galen SasakiEE 260 University of Hawaii18 Comparing Flip Flop and Latch D Q Clock D Q-FlipFlop Q-Latch T1T2 T3

20 Galen SasakiEE 260 University of Hawaii19 Comparing Flip Flop and Latch D Q Clock D Q-FlipFlop Q-Latch

21 Galen SasakiEE 260 University of Hawaii20 Comparing Flip Flop and Latch D Q Clock D Q-FlipFlop Q-Latch Store

22 Galen SasakiEE 260 University of Hawaii21 D Flip Flop vs. D Clocked Latch D flip flop –Triggered on positive edge of clock –Output Q (and state) changes only at a time instant D clocked latch –Output Q changes (with D) while clock is H –Output Q changes during a window of time –Trickier to use since lots of changes can happen during a time duration Flip flops are preferred to latches in designing circuits Latches are used in memory circuits, e.g., RAM

23 Galen SasakiEE 260 University of Hawaii22 D Flip Flop DQ Clock DQ

24 Galen SasakiEE 260 University of Hawaii23 D Flip Flop DQ Clock DQ Clock = L Load D Q Hold

25 Galen SasakiEE 260 University of Hawaii24 D Flip Flop DQ Clock DQ Clock = L Load D Q Hold Clock = HHold Load D Q

26 Galen SasakiEE 260 University of Hawaii25 D Flip Flop Clock DQ DQ Hold (output doesn’t change) Load (loads input) Input really doesn’t get stored until the upward clock transition L

27 Galen SasakiEE 260 University of Hawaii26 D Flip Flop Clock DQ DQ Hold (output doesn’t change) Load (loads input) Input really doesn’t get stored until the upward clock transition HH L

28 Galen SasakiEE 260 University of Hawaii27 D Flip Flop DQ Clock D Q DQ DQ Hold (output doesn’t change) Load (loads input) Input really doesn’t get stored until the upward clock transition Hold Load (transfers state to output) HH L H H

29 Galen SasakiEE 260 University of Hawaii28 Summary Combinational circuit components –switches and voltage inverters D clocked latch –Built from switches and voltage inverters –2 configurations: load and hold D flip flop –Built from two D latches in series

Download ppt "Galen SasakiEE 260 University of Hawaii1 Building D Flip Flops Combinational Circuit Components –Switches –Voltage inverters D Clocked Latch –Feedback."

Similar presentations

Principles & Applications

Principles & Applications
Tutorial 2 Sequential Logic. Registers A register is basically a D Flip-Flop A D Flip Flop has 3 basic ports. D, Q, and Clock.

Tutorial 2 Sequential Logic. Registers A register is basically a D Flip-Flop A D Flip Flop has 3 basic ports. D, Q, and Clock.
1 Lecture 16 Timing  Terminology  Timing issues  Asynchronous inputs.

1 Lecture 16 Timing  Terminology  Timing issues  Asynchronous inputs.
Registers and Counters. Register Register is built with gates, but has memory. The only type of flip-flop required in this class – the D flip-flop – Has.

Registers and Counters. Register Register is built with gates, but has memory. The only type of flip-flop required in this class – the D flip-flop – Has.
Galen SasakiEE 260 University of Hawaii1 Building D Flip Flops Combinational circuit components D Clocked Latch: similar to a flip flop but simpler D flip.

Galen SasakiEE 260 University of Hawaii1 Building D Flip Flops Combinational circuit components D Clocked Latch: similar to a flip flop but simpler D flip.
Introduction to Sequential Logic Design Latches. 2 Terminology A bistable memory device is the generic term for the elements we are studying. Latches.

Introduction to Sequential Logic Design Latches. 2 Terminology A bistable memory device is the generic term for the elements we are studying. Latches.
Electronic memory & logic devices. Solid State Physics N N P P +- Transistors And diodes Logic gates Memory devices : Flip flops Flip Flop Flip Flop Flip.

Electronic memory & logic devices. Solid State Physics N N P P +- Transistors And diodes Logic gates Memory devices : Flip flops Flip Flop Flip Flop Flip.
1 Lecture 14 Memory storage elements  Latches  Flip-flops State Diagrams.

1 Lecture 14 Memory storage elements  Latches  Flip-flops State Diagrams.
Give qualifications of instructors: DAP

Give qualifications of instructors: DAP
COE 202: Digital Logic Design Sequential Circuits Part 1 Dr. Ahmad Almulhem Email: ahmadsm AT kfupm Phone: 860-7554 Office: 22-324 Ahmad Almulhem, KFUPM.

COE 202: Digital Logic Design Sequential Circuits Part 1 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office: Ahmad Almulhem, KFUPM.
NAND-gate Latch. Summary NAND-gate Latch The time sequence at right shows the conditions under which the set and reset inputs cause a state change, and.

NAND-gate Latch. Summary NAND-gate Latch The time sequence at right shows the conditions under which the set and reset inputs cause a state change, and.
CS 151 Digital Systems Design Lecture 19 Sequential Circuits: Latches.

CS 151 Digital Systems Design Lecture 19 Sequential Circuits: Latches.
Module 12.  In Module 9, 10, 11, you have been introduced to examples of combinational logic circuits whereby the outputs are entirely dependent on the.

Module 12.  In Module 9, 10, 11, you have been introduced to examples of combinational logic circuits whereby the outputs are entirely dependent on the.
1 Lecture 20 Sequential Circuits: Latches. 2 Overview °Circuits require memory to store intermediate data °Sequential circuits use a periodic signal to.

1 Lecture 20 Sequential Circuits: Latches. 2 Overview °Circuits require memory to store intermediate data °Sequential circuits use a periodic signal to.
Dr. ClincyLecture1 Appendix A – Part 2: Logic Circuits Current State or output of the device is affected by the previous states Circuit Flip Flops New.

Dr. ClincyLecture1 Appendix A – Part 2: Logic Circuits Current State or output of the device is affected by the previous states Circuit Flip Flops New.
Sequential circuit Digital electronics is classified into combinational logic and sequential logic. In combinational circuit outpus depends only on present.

Sequential circuit Digital electronics is classified into combinational logic and sequential logic. In combinational circuit outpus depends only on present.
EECC341 - Shaaban #1 Lec # 13 Winter 2001 1-29-2002 Sequential Logic Circuits Unlike combinational logic circuits, the output of sequential logic circuits.

EECC341 - Shaaban #1 Lec # 13 Winter Sequential Logic Circuits Unlike combinational logic circuits, the output of sequential logic circuits.
L14 – Memory 1 Comp 411 – Spring 2008 3/18/08 Memory, Latches, & Registers 1) Structured Logic Arrays 2) Memory Arrays 3) Transparent Latches 4) How to.

L14 – Memory 1 Comp 411 – Spring /18/08 Memory, Latches, & Registers 1) Structured Logic Arrays 2) Memory Arrays 3) Transparent Latches 4) How to.
ENGIN112 L20: Sequential Circuits: Flip flops October 20, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 20 Sequential Circuits: Flip.

ENGIN112 L20: Sequential Circuits: Flip flops October 20, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 20 Sequential Circuits: Flip.
Sequential Logic 1  Combinational logic:  Compute a function all at one time  Fast/expensive  e.g. combinational multiplier  Sequential logic:  Compute.

Sequential Logic 1  Combinational logic:  Compute a function all at one time  Fast/expensive  e.g. combinational multiplier  Sequential logic:  Compute.

Similar presentations

Ads by Google