Presentation is loading. Please wait.

Presentation is loading. Please wait.

Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania 18042 ECE 425 - VLSI Circuit Design Lecture 6 - ASIC Design.

Published by Modified over 9 years ago

Similar presentations

Presentation on theme: "Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania 18042 ECE 425 - VLSI Circuit Design Lecture 6 - ASIC Design."— Presentation transcript:

1 Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania 18042 nestorj@lafayette.edu ECE 425 - VLSI Circuit Design Lecture 6 - ASIC Design September 9, 2002

2 ECE 425 Spring 2005Lecture 6 - ASIC Design2 Announcements  Homework due Friday 2/18:  2-2, 2-5, 2-6, 2-7, 2-8, 2-9, 2-12, 2-13, 2-20  Problem 2-13 hints: Assume VDD / p-transistors in top half, Gnd / n-transistors in bottom half  Entrance Exam due Friday 2/18  Reading  Wolf 2.1-2.6, 3.1-3.4  Engineering Recruiting Day: Fri. 4/1 in Philadelphia  Submit resumes to Career Services by Feburary 25

3 ECE 425 Spring 2005Lecture 6 - ASIC Design3 Where we are...  Last Time:  Layout  Scaling  Today:  The ITRS Roadmap  Overview of Layout-Level Tools  ASIC Design

4 ECE 425 Spring 2005Lecture 6 - ASIC Design4 Predicting future scaling - the ITRS  ITRS = International Technology Roadmap for Semiconductors  Sponsored by Semiconductor Industry Association  Goal: Forecast challenges in coming technology nodes  Overview: W&H Table 4.17

5 ECE 425 Spring 2005Lecture 6 - ASIC Design5 Review: VLSI Levels of Abstraction Specification (what the chip does, inputs/outputs) Architecture major resources, connections Register-Transfer logic blocks, FSMs, connections Circuit transistors, parasitics, connections Layout mask layers, polygons Logic gates, flip-flops, latches, connections

6 ECE 425 Spring 2005Lecture 6 - ASIC Design6 Levels of Abstraction - Perspective  Right now, we’re focusing on the “low level”:  Circuit level - transistors, wires, parasitics  Layout level - mask objects  We’ll work upward to higher levels:  Logic level - individual gates, latches, flip-flops  Register- transfer level  Behavior level - specifications

7 ECE 425 Spring 2005Lecture 6 - ASIC Design7 The Challenge of Design  Start: higher level (specification)  Finish: lower level (implementation)  Must meet design criteria and constraints  Design time - how long did it take to ship a product?  Performance - how fast is the clock?  Cost - NRE + unit cost doing this successfully requires verification!

8 ECE 425 Spring 2005Lecture 6 - ASIC Design8 Layout-Level Design Tools  Design Tools  Schematic Editor (SUE)  Layout Editor (MAGIC)  Analysis & Verification Tools  Circuit Extractor (MAGIC)  Circuit Simulator (Spice)  Timing Simulator (IRSIM)  Timing Analyzer  Layout vs. Schematic (LVS) Equivalence Checker (gemini)

9 ECE 425 Spring 2005Lecture 6 - ASIC Design9 CAD Tool Survey: Layout Design  Layout Editors  Design Rule Checkers (DRC)  Circuit Extractors  Layout vs. Schematic (LVS) Comparators  Automatic Layout Tools  Layout Generators  ASIC: Place/Route for Standard Cells, Gate Arrays

10 ECE 425 Spring 2005Lecture 6 - ASIC Design10 Layout Editors  Goal: produce mask patterns for fabrication  Grid type:  Absolute grid (MAX, LASI, LEdit, Mentor ICStation, other commercial tools)  Magic: lambda-based grid - easier to learn, but less powerful  Mask description:  Absolute mask (one layer for each mask)  Magic: symbolic masks (layers combine to generate actual mask patterns)

11 ECE 425 Spring 2005Lecture 6 - ASIC Design11 Design Rule Checkers  Goal: identify design rule violations  Often a separate tool (built in to Magic)  General approach: “scanline” algorithm  Computationally intensive, especially for large chips

12 ECE 425 Spring 2005Lecture 6 - ASIC Design12 Circuit Extractors  Goal: extract netlist of equivalent circuit  Identify active components  Identify parasitic components Capacitors Resistors

13 ECE 425 Spring 2005Lecture 6 - ASIC Design13 Layout Versus Schematic (LVS)  Goal: Compare layout, schematic netlists  Compare transistors, connections (ignore parasitics)  Issue error if two netlists are not equivalent  Important for large designs

14 ECE 425 Spring 2005Lecture 6 - ASIC Design14 Automatic Layout Tools  Layout Generators - produce cell from spec.  Simple: Procedural specification of layout (see book Fig. 2-35, p. 100)  Complex: Netlist - places & wires individual transistors  Common generators: Memory (RAM/ROM) Structured Logic (PLA)  ASIC - Place, route modules with fixed shape  Standard Cells - use predefined cells as "cookie cutters"  Gate Arrays - configurable pre-manufactured gates (only change metal masks)  FPGAs - electrically configurable array of gates

15 ECE 425 Spring 2005Lecture 6 - ASIC Design15 ASICs - Application-Specific ICs  Standard Cells  Gate Arrays  Field-Programmable Gate Arrays

16 ECE 425 Spring 2005Lecture 6 - ASIC Design16 Standard Cells  All cells a fixed height (variable width)  Provide Vdd, Gnd to lines to connect by abutment, overlap  Cells placed in rows by placement program  Cells connected in channels by channel router

17 ECE 425 Spring 2005Lecture 6 - ASIC Design17 Standard Cell Layout  Multiple metal layers allow over-the-cell routing  Channels shrink or vanish in this case

18 ECE 425 Spring 2005Lecture 6 - ASIC Design18 Standard Cell Detail

19 ECE 425 Spring 2005Lecture 6 - ASIC Design19 “Sea of Gates”  Completed array of gates without final metal  Metal specified by CAD Tools  Tradeoffs vs standard cells  faster turnaround  lower NRE (non-recurring engineering) cost  higher unit cost Gate Arrays V DD Gnd

20 ECE 425 Spring 2005Lecture 6 - ASIC Design20 Field-Programmable Gate Arrays (FPGAs)  Fixed array of gates  Electrically programmable interconnect  Tradeoffs: very low NRE, high unit cost CLB

21 ECE 425 Spring 2005Lecture 6 - ASIC Design21 ASIC Tradeoffs

22 ECE 425 Spring 2005Lecture 6 - ASIC Design22 ASIC Economics  Non-recurring Engineering (NRE) cost - up-front cost of setting up manufacturing  Unit cost - cost of each chip once production begins Total Cost Volume Custom Std. Cell Gate Array FPGA

23 ECE 425 Spring 2005Lecture 6 - ASIC Design23 ASIC Trends - FPGAs vs. ASICs  Standard cell NRE costs are rising rapidly  FPGAs improving in size, performance, cost  Will FPGAs supplant ASICs? Total Cost Volume Std. Cell (current) FPGA (current) Break-Event Point FPGA (future) Std. Cell (future)

24 ECE 425 Spring 2005Lecture 6 - ASIC Design24 ASIC Trends - Perspectives  The ASIC has been declared “dead”  Rationale: NRE costs are high, FPGAs more cost-effective in all but high-volume cases  This argument is very popular with FPGA vendors  But, reports may be exaggerated!  Many chips still designed with standard cells  Current trend: ASICs with IP blocks  Current trend: structured ASICs

25 ECE 425 Spring 2005Lecture 6 - ASIC Design25 Design with Intellectual Property (IP)  Key Idea: re-use predesigned components  Hard IP - predesigned layout in a specific technology Standard Cells Processor Cores Memory Cores  Soft IP - synthesizeable HDL Proprietary algorithms (e.g. MPEG encoding/decoding)

26 ECE 425 Spring 2005Lecture 6 - ASIC Design26 Structured ASICs  Key idea: provide a platform with many (but not all) functions for a common application  Network/Telecomm: microprocessor, DSP, serializer/deserializer  Embedded Systems: microcontroller, smart timer, other peripherals  Allow user to customize part of design to add “secret sauce”  FPGA Fabric - program in field  Gate Array or “Gate Array Like” - customize with metal layers only  Important benefit: lower NRE costs

27 ECE 425 Spring 2005Lecture 6 - ASIC Design27 Structured ASIC eaxmple:  LSI Logic RapidChip Platform (EE Times 9/9/02)  Application-specific “hard IP” on pre-designed, pre- manufactured chip  Logic added by adding metal layers to customize (maybe gate arrays aren’t dead after all?)

28 ECE 425 Spring 2005Lecture 6 - ASIC Design28 About Lab 4  Extraction using Magic  Simulation with IRSIM  Switch-Level Simulator  RC (  ) timing model  LVS using gemini

29 ECE 425 Spring 2005Lecture 6 - ASIC Design29 Lab 4 - Extraction  in magic - :extract creates filename.ext  in shell - ext2sim filename creates filename.sim

30 ECE 425 Spring 2005Lecture 6 - ASIC Design30 Lab 4 - Simulation using IRSIM  Starting IRSIM in shell - irsim ami.prm filename.sim  Node values in simulation: 0, 1, X,...  Some important commands analyzer net1 net2 …trace signals in waveform h netset net to logic H l netset net to logic L vector vname net1 net2 …group nets into “bus” set vname 001…set bus to value s timestep simulation - time ns @ filenameinclude command file qquit simulation

31 ECE 425 Spring 2005Lecture 6 - ASIC Design31 Lab 4 - LVS using Gemini  Starting IRSIM in shell - gemini file1.sim file2.sim  Where to get the files?  file1.sim - generated by Sue “sim it”  file2.sim - generated by :extract, ext2sim

32 ECE 425 Spring 2005Lecture 6 - ASIC Design32 Coming Up:  Combinational Logic Design  Gate Design & Layout  Delay  Noise Margin  Power Consumption  A Mixed-Signal Digression: D/A Converters

Download ppt "Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania 18042 ECE 425 - VLSI Circuit Design Lecture 6 - ASIC Design."

Similar presentations

Day - 3 EL-313: Samar Ansari. INTEGRATED CIRCUITS Integrated Circuit Design Methodology EL-313: Samar Ansari Programmable Logic Programmable Array Logic.

Day - 3 EL-313: Samar Ansari. INTEGRATED CIRCUITS Integrated Circuit Design Methodology EL-313: Samar Ansari Programmable Logic Programmable Array Logic.
FPGA (Field Programmable Gate Array)

FPGA (Field Programmable Gate Array)
Dan Lander Haru Yamamoto Shane Erickson (EE 201A Spring 2004)

Dan Lander Haru Yamamoto Shane Erickson (EE 201A Spring 2004)
Overview Why VLSI? Moore’s Law. The VLSI design process.

Overview Why VLSI? Moore’s Law. The VLSI design process.
Circuit Extraction 1 Outline –What is Circuit Extraction? –Why Circuit Extraction? –Circuit Extraction Algorithms Goal –Understand Extraction problem –Understand.

Circuit Extraction 1 Outline –What is Circuit Extraction? –Why Circuit Extraction? –Circuit Extraction Algorithms Goal –Understand Extraction problem –Understand.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania 18042 ECE 425 - VLSI Circuit Design Lecture 16 - Sequential.

Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE VLSI Circuit Design Lecture 16 - Sequential.
EELE 367 – Logic Design Module 2 – Modern Digital Design Flow Agenda 1.History of Digital Design Approach 2.HDLs 3.Design Abstraction 4.Modern Design Steps.

EELE 367 – Logic Design Module 2 – Modern Digital Design Flow Agenda 1.History of Digital Design Approach 2.HDLs 3.Design Abstraction 4.Modern Design Steps.
Spring 2009W. Rhett DavisNC State UniversityECE 406Slide 1 ECE 406 – Design of Complex Digital Systems Lecture 1: Introduction Spring 2009 W. Rhett Davis.

Spring 2009W. Rhett DavisNC State UniversityECE 406Slide 1 ECE 406 – Design of Complex Digital Systems Lecture 1: Introduction Spring 2009 W. Rhett Davis.
EECE579: Digital Design Flows

EECE579: Digital Design Flows
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania 18042 ECE 425 - VLSI Circuit Design Lecture 25 - Subsystem.

Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE VLSI Circuit Design Lecture 25 - Subsystem.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania 18042 ECE 425 - VLSI Circuit Design Lecture 11 - Combinational.

Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE VLSI Circuit Design Lecture 11 - Combinational.
MICROELETTRONICA Design methodologies Lection 8. Design methodologies (general) Three domains –Behavior –Structural –physic Three levels inside –Architectural.

MICROELETTRONICA Design methodologies Lection 8. Design methodologies (general) Three domains –Behavior –Structural –physic Three levels inside –Architectural.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania 18042 ECE 425 - VLSI Circuit Design Lecture 9 - Combinational.

Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE VLSI Circuit Design Lecture 9 - Combinational.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania 18042 ECE 425 - VLSI Circuit Design Lecture 5 - Hierarchical.

Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE VLSI Circuit Design Lecture 5 - Hierarchical.
The Design Process Outline Goal Reading Design Domain Design Flow

The Design Process Outline Goal Reading Design Domain Design Flow
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania 18042 ECE 425 - VLSI Circuit Design Lecture 4 - Layout &

Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE VLSI Circuit Design Lecture 4 - Layout &
02/02/20091 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.

02/02/20091 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.
Spring 08, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.

Spring 08, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.
Spring 07, Jan 16 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.

Spring 07, Jan 16 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.
Physical Design Outline –What is Physical Design –Design Methods –Design Styles –Analysis and Verification Goal –Understand physical design topics Reading.

Physical Design Outline –What is Physical Design –Design Methods –Design Styles –Analysis and Verification Goal –Understand physical design topics Reading.

Similar presentations

Ads by Google