1. 1 Luciano Musa CERN participation to EUDET for TPC electronics CERN, 31 August 2006 Outline Part I – Development of the readout electronics for the LPTPC Part II – R&D on the readout electronics for the LC TPC

2. 2 Luciano Musa PART I Development of the readout electronics for the LPTPC

3. 3 Luciano Musa General requirements and strategy (1/2) Readout electronics for the Large Prototype TPC (LPTPC) modular with well defined interface for various amplifcation technologies (GEM & µMegas) different module geometries easy to use and modern DAQ system integrated pre-amps and digitization on TPC end flange should be first step towards ILC TPC electronics Two strategies pursued in EUDET new TDC (Rostock) ALTRO-based (Lund, CERN) Joachim Mnich (25.10.2005) Joachim Mnich (25.10.2005)

4. 4 Luciano Musa 19 cm 17 cm ALICE TPC Front End Card Integrated charge amplification, digitization and signal preprocessing in the TPC end plate 128 channels

5. 5 Luciano Musa 25 Front End Cards Readout and Control Backplane Readout & Control Backplane Readout Bus (BW = 200 MB /sec) VME-like protocol + syncrhonous block transfer Control Bus (BW = 3 Mbit / sec) I2C interface + interrupt feature point-to-point lines for remote power control of FECs

6. 6 Luciano Musa Power Regulators ALICE TPC RCU (requires DDL + PCI RORC) Readout Control Unit 3/3 DCS CARD SIU CARD Detector Data Link Ethernet interface TTC Interface

7. 7 Luciano Musa USB to FEC Interface Card (U2F) The U2F Card can read up to 16 FECs (2048 channels) U2F Card  U2F is functionally identical (readout and monitoring) to the RCU  ALICE Detector Data Link (DDL) and DCS Ethernet link replaced by USB link

8. 8 Luciano Musa SPI Card + ALICE TPC FEC Reading GEM and MICROMEGAS with the ALICE TPC FEC Signal Polarity Inverter (SPI) Card

9. 9 Luciano Musa An example: HARP FC + GEM R/O + SPI + FEC + U2F CERN – PS, November 2005

10. 10 Luciano Musa In the EUDET Collaboration Meeting at Nikhef (Jan 06), it was decided For the LPTPC only the ALTRO based solution will be pursued 1000 or 2000 channels according to the availability of ALTRO chips system components and responsabilities interface between TPC readout plane and FEE (Lund) new shaping amplifer chip (CERN) 40-MHz ALTRO (CERN) Front End Card (PASA + ALTRO): new design (based on CERN ALICE FEC) (Lund) production and test (Lund) U2F card (CERN) System integration and test (Lund) DAQ (Lund) General requirements and strategy (2/2)

11. 11 Luciano Musa  Participation to the definition of the interface between readout plane and FEE: several options are being studied and worked out in detail (small CERN contr.) New shaping amplifier chip: well advanced (see second part of this present.) 40-MHz ALTRO chip: about 150 chips have to be unsoldered from exsisting FECs (obsolete ALICE prototypes). This work is planned for Q1 2007. U2F card (CERN): 4 new boards have been produced and tested SPI cards: 2 new boards have been produced and tested 2 complete readout system (SPI + FEC + U2F + Labview Software) have been prepared and transferred to Lund (April) and Aachen (June) Status of CERN contribution

12. 12 Luciano Musa PART II R&D on readout electronics for the LC TPC General Purpose Charge Readout Chip

13. 13 Luciano Musa A general purpose charge readout chip number of channels: 32 or 64 programmable charge amplifier: sensitive to a charge in the range: ~10 2 - ~10 7 electrons Input capacitance: 0.1pF to 10pF high-speed high-resolution A/D converter: sampling rate in the range 40MHz - 160MHz; programmable digital filter for noise reduction and signal interpolation; a signal processor for the extraction and compression of the signal information (charge and time of occurrence). Motivations & Specifications 2/2

14. 14 Luciano Musa Charge Readout Chip Block Diagram 32 / 64 Channel Charge Amplifier Anti- Aliasing Filter ADC Signal Processor Data Compression Multi-Acq Memory Hit Finder Feature Extaction Histogrammer Charge Amplifier Anti- Aliasing Filter ADC Signal Processor Data Compression Multi-Acq Memory Charge Amplifier Anti- Aliasing Filter ADC Signal Processor Data Compression Multi-Acq Memory INTERFACEINTERFACE Maximize S/N reduce quantization error reduce signal bandwidth Correct for crosstalk and common mode noise Optimum pulse shaping for extraction of pulse features

15. 15 Luciano Musa Milestone I (Q1 2007) ⇒ Programmable Charge Amplifier (prototype) –16 channel charge amplifier + anti-aliasing filter Milestone II (Q2 2007) ⇒ 10-bit multi-rate ADC (prototype) –4-channel 10-bit 40-MHz ADC. The circuit can be operated as a 4-channel 40- MHz ADC or single-channel 160-MHz ADC Milestone III (Q2 2008) ⇒ Charge Readout Chip (prototype) –This circuit incorporates 32 (or 64) channels. Milestone IV (Q2 2009) ⇒ Charge Readout Chip (final version) Project Milestones

16. 16 Luciano Musa Programmable Charge Amplifier  12- channel 4th order CSA  various architectures (classical folded cascode, novel rail-to-rail amplifier)  process: IBM CMOS 0.13  m  area: 3 mm 2  1.5 V single supply  Package: CQFP 144  MPR samples (40): Apr ‘06 Production Engineering Data ParameterRequirementSimulationMPR Samples Noise< 500e300e (10pF)270e (10pF) Conversion gain10mV / fC 9.5mV / fC Peaking time (standard)100ns Non linearity< 1%< 0.35%0.4% Crosstalk<0.3%0.4%< 0.3% Gain dispersion> 200033004600 Power consumption< 20mW10mW / ch10mW / ch (30pF cl) OUTPUTS INPUTS single channel 7 standard channels5 versions Gerd Trampitsch

17. 17 Luciano Musa Programmable Charge Amplifier  The CQFP 144 package has the same pin- count and similar pinout as the ALICE TPC PASA  In the near future the new chip will be tested on a ALICE TPC FEC Next Step Milestone I (Q4 2006) ⇒ Programmable Charge Amplifier (prototype) –16 channel charge amplifier + anti-aliasing filter –Programmable peaking time (50ns – 500ns) and gain –Submission (?? To be discussed with Sandro)

18. 18 Luciano Musa Phase DetectorCharge Pump Voltage Controlled Delay Line up down Vctrl Ref. Clock (40 MHz) C B A D A/D Multi-Channel Time-Interleaved A/D Converter A B A C A C D Upgrade of ALTRO ADC 4-Channel 40-MHZ ADC A B C D 2-Channel 80-MHZ ADC C A A C 1-Channel 160-MHZ ADC A A A A aa bb cc dd CLK aa bb cc dd aa bb cc dd