AIDA update Steve Thomas ASIC Design Group 9 December 2008.

Slides:

Advertisements

Similar presentations

Advanced Implantation Detector Array (AIDA): Update & Issues Tom Davinson School of Physics & Astronomy The University of Edinburgh presented by Tom Davinson.

Advertisements

SAAB SPACE 1 The M2 ASIC A mixed analogue/digital ASIC for acquisition and control in data handling systems Olle Martinsson AMICSA, October 2-3, 2006.

ATLAS SCT Endcap Detector Modules Lutz Feld University of Freiburg for the ATLAS SCT Collaboration Vertex m.

SIGNAL PROCESSING WITH ANALOG CIRCUIT Chun Lo. Analog circuit design  Main disadvantage: low precision  Due to mismatch in analog circuit components.

GEMMA (GEM Mixed-signal Asic): Design & Developing Second Year Ph.D. Activity Report Alessandro PEZZOTTA 26 September 2013 Tutor: Prof. A. Baschirotto.

Adding electronic noise and pedestals to the CALICE simulation LCWS 19 – 23 rd April Catherine Fry (working with D Bowerman) Imperial College London.

+ DC – DC Converter For a Thermoelectric Generator Ciaran Feeney 4 th Electronic Engineering Student FYP Progress Presentation Supervisor: Dr. Maeve Duffy.

TPAC1.1 Testing JC/Jan 16 th. Comparator Investigations Two (related) symptoms were observed – Non-gaussian threshold scans, with steep sides and flat.

NA62 front end architecture and performance Jan Kaplon/Pierre Jarron.

TOT01 ASIC – First Results (STS prototype chip – first results) Krzysztof Kasiński, Paweł Gryboś,Robert Szczygieł

9th October 2008AIDA FEE progress report P.J.Coleman-Smith 1 AIDA Frontend Electronics progress report. Mezzanine to FEE64 connection. Mezzanine Layout.

AIDA design review Davide Braga Steve Thomas ASIC Design Group 9 January 2008.

AIDA design review Davide Braga Steve Thomas ASIC Design Group 9 June 2009.

AIDA: LEC-HEC connection Davide Braga Steve Thomas ASIC Design Group 16September 2010.

Telefunken LVDS/M-LVDS as an alternative to RS-485/422.

Pierpaolo Valerio.  CLICpix is a hybrid pixel detector to be used as the CLIC vertex detector  Main features: ◦ small pixel pitch (25 μm), ◦ Simultaneous.

Feedback on Nanosecond Timescales (FONT) - Review of Feedback Prototype Tests at ATF(KEK) Glenn Christian John Adams Institute, Oxford for FONT collaboration.

A Readout ASIC for CZT Detectors

Uni Bergen:G. Eigen, J. Zalieckas, E. van der Kraaij FZU Prague: J. Cvach, J. Kvasnicka, I. Polák CALICE meeting, Argonne, 19/03/2014.

Readout ASIC for SiPM detector of the CTA new generation camera (ALPS) N.Fouque, R. Hermel, F. Mehrez, Sylvie Rosier-Lees LAPP (Laboratoire d’Annecy le.

AIDA FEE64 development report August 2010 Progress after Texas CAD work Manufacturing 25th August

Preliminary measurements for the 8 channel prototype of SPD discriminator ASIC I.The 8 channel prototype. II.Status of the test. III.Noise. IV.Gain. V.Test.

Monitoring Patients 3.3 Health. IT Features A Process is monitored by Sensors Sensors are usually connected to an Interface that is connected to a computer.

Wire Bonding and Analogue Readout ● Cold bump bonding is not easy ● Pixel chip is not reusable ● FE-I3 is not available at the moment ● FE-I4 is coming.

PH4705/ET4305: Analogue Multiplexer An Analogue Multiplexer is simply a switch that connects multiple analogue inputs signals to a single output one at.

S5P Ozone Profile (including Troposphere) verification: RAL Algorithm R.Siddans, G.Miles, B.Latter S5P Verification Workshop, MPIC, Mainz th May.

27 th September 2007AIDA design meeting. 27 th September 2007AIDA design meeting.

Radiation Hardness Test Chip Matthias Harter, Peter Fischer Uni Mannheim.

SSD Status Report July SSD Status Report accessible from STAR group documents Pictures Updated documentation.

Development of an ASIC for reading out CCDS at the vertex detector of the International Linear Collider Presenter: Peter Murray ASIC Design Group Science.

Subcircuits Example subcircuits Each consists of one or more transistors. They are not used by themselves.

On-Chip Sensors for Process, Aging, and Temperature Variation

Minimum Energy Sub-Threshold CMOS Operation Given Yield Constraints Max Dreo Vincent Luu Julian Warchall.

25th June, 2003CMS Ecal MGPA first results1 MGPA first results testing begun 29 th May on bare die (packaging still underway) two chips looked at so far.

FEE Electronics progress PCB layout progress VHDL progress in TBU Prototype fixtures FEE64 commissioning A few of the remaining tasks 16th July 2009.

HW #5 7.10, 7.21, 7.71, 7.88 Due Tuesday March 3, 2005.

CHANTI update F. Ambrosino, T. Capussela, D. Di Filippo, P. Massarotti, M. Mirra, M. Napolitano, L. Roscilli, G. Saracino.

Introduction to VHDL Simulation … Synthesis …. The digital design process… Initial specification Block diagram Final product Circuit equations Logic design.

FONT Hardware Processing electronics and current beam tests Stephen Molloy Queen Mary, University of London.

January, 2003CMS Ecal1 MGPA Specification Discussion – 9 th Jan. 03 OUTLINE 3 or 4 gain channels discussion technical background - why 3 gains could be.

Subcircuits Example subcircuits Each consists of one or more transistors. They are not used by themselves.

AIDA design review Davide Braga Steve Thomas ASIC Design Group 11 February 2009.

AIDA ASIC review Davide Braga Steve Thomas ASIC Design Group 11 February 2009.

Design and Assessment of a Robust Voltage Amplifier with 2.5 GHz GBW and >100 kGy Total Dose Tolerance Jens Verbeeck TWEPP 2010.

AIDA design review Davide Braga Steve Thomas ASIC Design Group 9 December 2008.

ASIC Activities for the PANDA GSI Peter Wieczorek.

AIDA ASIC Davide Braga Steve Thomas ASIC Design Group 14 October 2010.

S. Bota – Calorimeter Electronics overview - July 2002 Status of SPD electronics Very Front End Review of ASIC runs What’s new: RUN 4 and 5 Next Actions.

AIDA: test plots Davide Braga Steve Thomas ASIC Design Group 22 September 2009.

December, 2002CMS Ecal1 MGPA status Design progress since October: main efforts on process spread simulations -> look for robustness to manufacturing tolerances.

FEE Electronics progress PCB layout progress VHDL progress in TBU Prototype fixture for software 9th June 2009.

CERN PH MIC group P. Jarron 07 November 06 GIGATRACKER Meeting Gigatracker Front end based on ultra fast NINO circuit P. Jarron, G. Anelli, F. Anghinolfi,

17 nov FEC4_P2 status P.Pangaud ; S.Godiot ; R.Fei ; JP.Luo Remember : P2 from P1 Optimization of Rad-Hard block and SEU tolerance blocs Optimization.

Martin Hewitson and the GEO team Measuring gravitational waves with GEO600.

AIDA design review 31 July 2008 Davide Braga Steve Thomas

AIDA ASIC review Davide Braga Steve Thomas ASIC Design Group

Functional diagram of the ASD

Overview of the project

Hugo França-Santos - CERN

BCTW calibration status and future

Work packages status in Torino and perspectives

AIDA design review 12 November 2008 Davide Braga Steve Thomas

Assembly order PCB design

Charge measurement of STK

Functional diagram of the ASD

Readout Electronics for Pixel Sensors

9 December 2011 CPPM- P.Pangaud HV2FEI4 simulations CPPM P.Pangaud.

Readout Electronics for Pixel Sensors

Verify chip performance

Readout Electronics for Pixel Sensors

Presentation transcript:

AIDA update Steve Thomas ASIC Design Group 9 December 2008

9 / 12 / 2008AIDA update2 Digital design Place and route Pin positioning Analogue matching Threshold mismatch PORGAMRAYS result Simulation Time-scales Overview

9 / 12 / 2008AIDA update3 Digital layout (test version) Full layout Bottom edge, with control register connections Signals for one channel, mostly grouped in pairs (differential mode to minimise substrate coupling)

9 / 12 / 2008AIDA update4 Threshold mismatch Vth0 matching for PMOS ~15mV/sqrt(WL) Matching is important for low current mirrors, eg feedback circuit. Mismatch may be due to other factors, not included in the models (interface charge, for example). The correct model is essential for optimising low current circuits.

9 / 12 / 2008AIDA update5 Process monitor results (PORGAMRAYS)

9 / 12 / 2008AIDA update6 Subthreshold plot – varying V th0 V th0 variation causes constant threshold mismatch over all currents Range of V th0 is ~80mV, in order to cause factor of 10 difference in leakage

9 / 12 / 2008AIDA update7 Subthreshold plot – varying C it C it variation causes large threshold mismatch at low current, but better matching at high current.

9 / 12 / 2008AIDA update8 Statistical simulation – varying V th0 &C it Leakage / threshold plot, equivalent to process monitor results. Simulation can be extended for complete analogue channel

9 / 12 / 2008AIDA update9 Time-scales Completion of top-level layout: December Final checking, design review: January (deadline 26 th ) Manufacture : Feb - April Testing : May – June Second iteration: start as soon as test results are available (beam tests not essential). Finalisation of second iteration definitely needs physics test results.