The Fate of Silicon Technology: Silicon Transistors Maria Bucukovska Scott Crawford Everett Comfort.

Slides:



Advertisements
Similar presentations
by Alexander Glavtchev
Advertisements

Alain Espinosa Thin Gate Insulators Nanoscale Silicon Technology PresentersTopics Mike DuffyDouble-gate CMOS Eric DattoliStrained Silicon.
6.1 Transistor Operation 6.2 The Junction FET
Single Electron Devices Single-electron Transistors
Metal Oxide Semiconductor Field Effect Transistors
Derek Wright Monday, March 7th, 2005
High-K Dielectrics The Future of Silicon Transistors
Integrated Circuits (ICs)
GRAPHENE TRANSISTORS AND MEMORY. MOORE’S LAW THE PROBLEM 1. Reduction in saturation mode drain current. 2. Variation in Carrier velocity. 3. Modification.
Lecture 15 OUTLINE MOSFET structure & operation (qualitative)
Lecture #16 OUTLINE Diode analysis and applications continued
The metal-oxide field-effect transistor (MOSFET)
11/3/2004EE 42 fall 2004 lecture 271 Lecture #27 MOS LAST TIME: NMOS Electrical Model – Describing the I-V Characteristics – Evaluating the effective resistance.
Week 8b OUTLINE Using pn-diodes to isolate transistors in an IC
Chap. 5 Field-effect transistors (FET) Importance for LSI/VLSI –Low fabrication cost –Small size –Low power consumption Applications –Microprocessors –Memories.
Moore’s Law No Moore? Presented by: Cutting Edge Homework Development.
3.1Introduction to CPU Central processing unit etched on silicon chip called microprocessor Contain tens of millions of tiny transistors Key components:
CMOS Process Integration ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May March 25, 2004.
Lecture 19 OUTLINE The MOSFET: Structure and operation
Field-Effect Transistor
MOS Capacitors MOS capacitors are the basic building blocks of CMOS transistors MOS capacitors distill the basic physics of MOS transistors MOS capacitors.
{ The demise of Conventional Computing? Bilal Kaleem, 1 st Year Physics.
G.K.BHARAD INSTITUTE OF ENGINEERING DIVISION :D (C.E.) Roll Number :67 SUBJECT :PHYSICS SUBJECT CODE : Presentation By: Kartavya Parmar.
Device Physics – Transistor Integrated Circuit
Norhayati Soin 06 KEEE 4426 WEEK 7/1 6/02/2006 CHAPTER 2 WEEK 7 CHAPTER 2 MOSFETS I-V CHARACTERISTICS CHAPTER 2.
Introduction to Metal-Oxide-Semiconductor Field Effect Transistors (MOSFETs) Chapter 7, Anderson and Anderson.
Keeping Up with Moore’s Law Who the heck is this Moore guy anyway? Gordon E. Moore was the cofounder of Intel Corporation Gordon E. Moore was the cofounder.
CMOS Scaling Two motivations to scale down
Silicon – On - Insulator (SOI). SOI is a very attractive technology for large volume integrated circuit production and is particularly good for low –
Carrier Mobility and Velocity Mobility - the ease at which a carrier (electron or hole) moves in a semiconductor Mobility - the ease at which a carrier.
TECHNICAL SEMINAR ON TECHNOLOGIES AND DESIGNS FOR ELECTRONIC NANOCOMPUTERS PRESENTED BY : BIJAY KUMAR XESS ADMN NO : 4 I&E/2K.
Limitations of Digital Computation William Trapanese Richard Wong.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab 7 MOSFET Parameters.
1 Fundamentals of Microelectronics  CH1 Why Microelectronics?  CH2 Basic Physics of Semiconductors  CH3 Diode Circuits  CH4 Physics of Bipolar Transistors.
Field Effect Transistor. What is FET FET is abbreviation of Field Effect Transistor. This is a transistor in which current is controlled by voltage only.
Nanotechnology on our Desktops Hard Disk Sensor Medium Transistor Gate SourceDrain Switching layer 5 nm Magnetic grain 10 nm Gate oxide 4 nm Well 6 nm.
1 BULK Si (100) VALENCE BAND STRUCTURE UNDER STRAIN Sagar Suthram Computational Nanoelectronics Class Project
Short Channel Effects in MOSFET
ECE442: Digital ElectronicsCSUN, Spring-2010-Zahid MOS Transistor ECE442: Digital Electronics.
VLSI: A Look in the Past, Present and Future Basic building block is the transistor. –Bipolar Junction Transistor (BJT), reliable, less noisy and more.
W E L C O M E. T R I G A T E T R A N S I S T O R.
VLSI INTERCONNECTS IN VLSI DESIGN - PROF. RAKESH K. JHA
Trends in IC technology and design J. Christiansen CERN - EP/MIC
Moore’s Law and Its Future Mark Clements. 15/02/2007EADS 2 This Week – Moore’s Law History of Transistors and circuits The Integrated circuit manufacturing.
1 Materials Beyond Silicon Materials Beyond Silicon By Uma Aghoram.
CHAPTER 6: MOSFET & RELATED DEVICES CHAPTER 6: MOSFET & RELATED DEVICES Part 2.
Metal-oxide-semiconductor field-effect transistors (MOSFETs) allow high density and low power dissipation. To reduce system cost and increase portability,
Fatemeh (Samira) Soltani University of Victoria June 11 th
Government Engineering College Bharuch Metal Oxide Semiconductor Field Effect Transistors{MOSFET} Prepared by- RAHISH PATEL PIYUSH KUMAR SINGH
The Devices: MOS Transistor
Power MOSFET Pranjal Barman.
What is IC????? An integrated circuit (IC), sometimes called a chip or microchip, is a semiconductor wafer on which thousands or millions of tiny resistors,
Prof. Jang-Ung Park (박장웅)
Introduction to VLSI ASIC Design and Technology
by Alexander Glavtchev
6.3.3 Short Channel Effects When the channel length is small (less than 1m), high field effect must be considered. For Si, a better approximation of field-dependent.
VLSI Design MOSFET Scaling and CMOS Latch Up
INTRODUCTION: MD. SHAFIQUL ISLAM ROLL: REGI:
MOSFET Scaling ECE G201.
Chapter 10: IC Technology
Device Physics – Transistor Integrated Circuit
FIELD EFFECT TRANSISTOR
PRESENTATION ON TRI GATE TRANSISTOR PREPARED BY: SANDEEP ( )
Chapter 10: IC Technology
Device Physics – Transistor Integrated Circuit
Semiconductor Industry:
Lecture #15 OUTLINE Diode analysis and applications continued
Technology scaling Currently, technology scaling has a threefold objective: Reduce the gate delay by 30% (43% increase in frequency) Double the transistor.
Strained Silicon Aaron Prager EE 666 April 21, 2005.
Beyond Si MOSFETs Part 1.
Presentation transcript:

The Fate of Silicon Technology: Silicon Transistors Maria Bucukovska Scott Crawford Everett Comfort

Metal-oxide-semiconductor (MOS) transistor Used primarily as a switch in digital devices Has 3 electrodes: source, gate and drain Consists of semiconductor substrate: silicon Gate Oxide: separates Silicon form the electrodes courses/engri111/transist.htm

Electron flow between source and drain is controlled by altering the gate voltage This allows Si to act either as a conductor or an insulator Therefore, the transistor can store an on/off signal If the voltage at the gate electrode is "on" the transistor is also "on", and current flow between the source and drain electrodes is possible with negligible losses. If the voltage at the gate electrode is "off", the transistor is also "off", and no current flows between the source and drain electrode.

Superiority of Silicon over other semiconductors due to its oxide Silicon dioxide : Has good insulating properties Has good insulating properties Can be removed easily, greatly simplifying the fabrication of integrated circuits Can be removed easily, greatly simplifying the fabrication of integrated circuits

1950’s: Si emerged as choice material for transistors : transistors began being mass produced; many transistors could be interconnected on a Si surface using photolithography 1960: First MOS transistor developed 1971: Intel fabricated its first transistor-based single-chip microprocessor: the four-bit “Intel 4004” Size of the MOS transistor was 10 μm Size of the MOS transistor was 10 μm 2300 transistors integrated onto the Intel chip 2300 transistors integrated onto the Intel chip (1950’s-1970’s)

Gordon Moore of Intel predicted a trend in the density of microchips (heavily based on transistor size) Predicted that the number of components that could be crammed into an integrated circuit would double every 2 years for the near future Highly based on transistors and reducing the gate length His theory should continue for the next two decades, but after that, the manufacturing techniques of Silicon used today will no longer be possible to sustain the exponential trend Moore’s law is coming to an end due to fundamental physical limitations Challenge: Find a way to connect nano-scale transistors to make giga-scale circuits

Overall, the transistor has evolved in 2 ways: Has become much smaller; most modern devices measure a thousandth of the original size Has become much smaller; most modern devices measure a thousandth of the original size The number of transistors that can be interconnected on a single chip has increased from a few tens to hundreds of millions The number of transistors that can be interconnected on a single chip has increased from a few tens to hundreds of millions The advance in microelectronics is heavily based on reducing the gate length, which is the distance between the source and drain contacts -Today, transistors have gate lengths of less than 50 nm Presently, the latest Intel microprocessor uses more than half a billion transistors on a single chip, each one is 45 nm in size, squeezed onto single chip of area 3cm 2 4 Gb chips are in production today 16 Gb chips are being developed currently, which will contain 160 billion transistors

Today’s Predictions: Every 6 years, the gate length of the MOS transistor will be halved: 37 nm in 2004, 18nm in 2010, and 9 nm by 2016 Every 6 years, the gate length of the MOS transistor will be halved: 37 nm in 2004, 18nm in 2010, and 9 nm by 2016 In accordance with Moore’s Law, the number of transistors on a chip will continue doubling every 2 years up to 20 years In accordance with Moore’s Law, the number of transistors on a chip will continue doubling every 2 years up to 20 years Single-electron transistors based on quantum dots are in existence today (1 nm in size), but they are difficult to make and even harder to connect in large numbers Single-electron transistors based on quantum dots are in existence today (1 nm in size), but they are difficult to make and even harder to connect in large numbers Soon we will start to develop quantum devices that operate on spin rather than electron charge-transistors could be smaller than 1 nm in size Soon we will start to develop quantum devices that operate on spin rather than electron charge-transistors could be smaller than 1 nm in size

Building a transistor with a gate length less than 10 nm: Obstacle = gate oxide must have large enough capacitance to allow for proper control of current Obstacle = gate oxide must have large enough capacitance to allow for proper control of current To overcome this challenge, the thickness of the oxide must be reduced from 1.2 nm to 0.7 nm, reducing the gate length This means using just 2 atomic layers, which is the ultimate manufacturing limit of bulk silicon oxide Alternative option to avoid this limit: use substance with higher dielectric constant than silicon oxide- Ex-hafnium-oxide film can have the same capacitance as silicon oxide, but it can be up to five times thicker

Another obstacle: the short-channel effect Another obstacle: the short-channel effect In ultra short channels, electron tunneling from the source to the drain occurs (even when transistor is off) In ultra short channels, electron tunneling from the source to the drain occurs (even when transistor is off) This results in a large leakage current which is usually suppressed by increasing the doping concentration in the channel region This results in a large leakage current which is usually suppressed by increasing the doping concentration in the channel region However, when utilizing devices smaller than 100 nm in size, increased doping results in decreased channel mobility However, when utilizing devices smaller than 100 nm in size, increased doping results in decreased channel mobility This decreases the performance of the transistor This decreases the performance of the transistor

Possible Solution: the double-gate MOS field effect transistor Geometry of double-gate allows more control over electrostatic potential of the channel, meaning short- channel effects can be reduced Geometry of double-gate allows more control over electrostatic potential of the channel, meaning short- channel effects can be reduced Therefore, there will be a lowered degree of channel doping, and consequently shorter gate lengths can be achieved Therefore, there will be a lowered degree of channel doping, and consequently shorter gate lengths can be achieved VS. Normal MOS transistorDouble-gate MOS transistor “Silicon Microelectronics.” Physics World. September 2005

Speed is also a factor in addition to size, in effective silicon transistors Speed is also a factor in addition to size, in effective silicon transistors “Strained silicon” is a stretched lattice of silicon that allows faster electron flow with less resistance. Therefore faster transistors. “Strained silicon” is a stretched lattice of silicon that allows faster electron flow with less resistance. Therefore faster transistors. Intel is developing a tri-gate transistor to improve similar-sized transistors but with 3 times the active transistor area. Current flows along the top face and side walls of the transistor. Intel is developing a tri-gate transistor to improve similar-sized transistors but with 3 times the active transistor area. Current flows along the top face and side walls of the transistor.

Despite the effectiveness of the silicon transistor in nanotechnologies it seems as though the room for improvement grows slim as the limitations of the perhaps outdated material become more prevalent. Future technologies may require different materials to continue the “shrinking” trend of transistors, whether it means adding new materials with silicon technologies or replacing them indefinitely. Despite the effectiveness of the silicon transistor in nanotechnologies it seems as though the room for improvement grows slim as the limitations of the perhaps outdated material become more prevalent. Future technologies may require different materials to continue the “shrinking” trend of transistors, whether it means adding new materials with silicon technologies or replacing them indefinitely.