Digital Design 2e Copyright © 2010 Frank Vahid 1 RTL Design Process: Create a datapath Sub-steps –HLSM data inputs/outputs  Datapath inputs/outputs. –HLSM.

Slides:

Advertisements

Similar presentations

//HDL Example 8-2 // //RTL description of design example (Fig.8-9) module Example_RTL (S,CLK,Clr,E,F,A);

Advertisements

CPE 201 Digital Design Lecture 25: Register Transfer Level Design (2)

Modulo-N Counters Module M10.4 Section 7.2.

Lecture 23: Registers and Counters (2)

ELEN 468 Lecture 21 ELEN 468 Advanced Logic Design Lecture 2 Hardware Modeling.

Shift Registers Module M11.1 Section 7.3.

Give qualifications of instructors: DAP

//HDL Example 6-1 // //Behavioral description of //Universal shift register // Fig. 6-7 and Table 6-3 module shftreg.

Digital Design - Sequential Logic Design Chapter 3 - Sequential Logic Design.

CS 151 Digital Systems Design Lecture 37 Register Transfer Level

Digital Design Copyright © 2006 Frank Vahid 1 Digital Design Chapter 5: Register-Transfer Level (RTL) Design Slides to accompany the textbook Digital Design,

Sequential Logic Design Process A sequential circuit that controls Boolean outputs and a specific time- ordered behavior is called a controller. StepDescription.

FSMs 1 Sequential logic implementation  Sequential circuits  primitive sequential elements  combinational logic  Models for representing sequential.

Register-Transfer Level (RTL) Design

1 Introduction Chapters 2 & 3: Introduced increasingly complex digital building blocks –Gates, multiplexors, decoders, basic registers, and controllers.

Chapter 9: Hardware Description Languages

1 Register-Transfer Level (RTL) Design Recall –Chapter 2: Combinational Logic Design First step: Capture behavior (using equation or truth table) Remaining.

Digital Design 2e Copyright © 2010 Frank Vahid 1 Digital Design Chapter 5: Register-Transfer Level (RTL) Design Slides to accompany the textbook Digital.

Digital Design Copyright © 2006 Frank Vahid 1 a b F InputsOutput a'b'a' b Converting among Representations Can convert from any representation.

Basic Register Typically, we store multi-bit items

1 Introduction Chapters 2 & 3: Introduced increasingly complex digital building blocks –Gates, multiplexors, decoders, basic registers, and controllers.

ELEN 468 Advanced Logic Design

Register-Transfer Level (RTL) Design The combination of a controller and datapath is known as a processor. The most common method of designing a processor.

Chapter 11: System Design Methodology Digital System Designs and Practices Using Verilog HDL and 2008, John Wiley11-1 Ders 9: RTL Design.

Chapter 9: Hardware Description Languages

Digital Design – Register-Transfer Level (RTL) Design Chapter 5 - Register-Transfer Level (RTL) Design.

Chapter 5: Register-Transfer Level (RTL) Design

9/15/09 - L25 Registers & Load Enable Copyright Joanne DeGroat, ECE, OSU1 Registers & Load Enable.

Digital Logic Design Sequential circuits

EEE2243 Digital System Design Chapter 4: Datapath Components by Muhazam Mustapha, February 2012.

ECE 551 Digital System Design & Synthesis Fall 2011 Midterm Exam Overview.

VHDL in 1h Martin Schöberl. AK: JVMHWVHDL2 VHDL /= C, Java,… Think in hardware All constructs run concurrent Different from software programming Forget.

Introduction to Sequential Logic Design Finite State-Machine Design.

CE1110: Digital Logic Design Sequential Circuits.

EEE2243 Digital System Design Chapter 4: Verilog HDL (Sequential) by Muhazam Mustapha, January 2011.

Register Transfer Level & Design with ASM

Digital Design – Hardware Description Languages Chapter 9 - Hardware Description Languages.

CS 352 : Computer Organization and Design University of Wisconsin-Eau Claire Dan Ernst Latches & Flip-Flops.

11/17/2007DSD,USIT,GGSIPU1 RTL Systems References: 1.Introduction to Digital System by Milos Ercegovac,Tomas Lang, Jaime H. Moreno; wiley publisher 2.Digital.

Hardware Description Languages Digital Logic Design Instructor: Kasım Sinan YILDIRIM.

Digital Design 2e Copyright © 2010 Frank Vahid 1 Digital Design Chapter 5: Register-Transfer Level (RTL) Design Slides to accompany the textbook Digital.

Digital Design 2e Copyright © 2010 Frank Vahid 1 How To Capture Desired Behavior as FSM List states –Give meaningful names, show initial state –Optionally.

Lecture 21: Registers and Counters (1)

ECE 274 Digital Logic RTL Design using Verilog Verilog for Digital Design Ch. 5.

Digital Design 2e Copyright © 2010 Frank Vahid 1 Digital Design Chapter 5: Register-Transfer Level (RTL) Design Slides to accompany the textbook Digital.

 Seattle Pacific University EE Logic System DesignCounters-1 Shift Registers DQ clk DQ DQ ShiftIn Q3Q3 Q2Q2 DQ Q1Q1 Q0Q0 A shift register shifts.

Digital Electronics.

Learning Outcome By the end of this chapter, students are expected to understand the design, operation and block diagram of the following datapath components:

EEE2243 Digital System Design Chapter 7: RTL Design by Muhazam Mustapha, March 2011.

Counters and registers Eng.Maha Alqubali. Registers Registers are groups of flip-flops, where each flip- flop is capable of storing one bit of information.

Verilog for Digital Design Copyright © 2007 Frank Vahid and Roman Lysecky 1 Verilog for Digital Design Chapter 5: RTL Design.

Structural Description

Digital Design - Sequential Logic Design

CSE 140 Lecture 14 System Designs

Chapter 5: Register-Transfer Level (RTL) Design

Learning Outcome By the end of this chapter, students are expected to be able to: Design State Machine Write Verilog State Machine by Boolean Algebra and.

Sequential logic examples

CSE 140 Lecture 16 System Designs

CSE 140 Lecture 15 System Designs

תרגול 6 בקר ומסלול נתונים חלק שני

CS 140 Lecture 16 Professor CK Cheng 11/21/02.

Introduction to Sequential Circuits

Week 10, Finite State Machine

A register design with parallel load input

Register-Transfer Level Components in Verilog

Switching Theory and Logic Design Chapter 5:

Controllers and Datapaths

Learning Outcome By the end of this chapter, students are expected to understand the principle of RTL design.

ECE 352 Digital System Fundamentals

(Sequential-Circuit Building Blocks)

Presentation transcript:

Digital Design 2e Copyright © 2010 Frank Vahid 1 RTL Design Process: Create a datapath Sub-steps –HLSM data inputs/outputs  Datapath inputs/outputs. –HLSM local storage item  Instantiated register "Instantiate": Add new component ("instance") to design –Each HLSM state action and transition condition data computation  Datapath components and connections Also instantiate multiplexors as needed Need component library from which to choose AB S addreg Q I ld clr AB lt cmp eqgt mux2x1 Q I 1 s0 I 0 S = A+B(unsigned) A<B: lt=1 A=B: eq=1 A>B: gt=1 s0=0: Q= I 0 s0=1: Q= I 1 clk^ and clr=1: Q=0 clk^ and ld=1: Q= I else Q stays same shift I Q shiftL1: <<1 shiftL2: <<2 shiftR1: >>1...

Digital Design 2e Copyright © 2010 Frank Vahid 2 Create a Datapath: Examples Preg Q I ld clr AB S add2 AB S add1 XYZ (a) Preg = X + Y + Z X + Y X + Y + Z XY Z P 0 1 Preg P DP Preg = Preg + X X P Preg Q I ld clr AB S add1 X (b) 0 1 P DP Preg=X+Y; regQ=Y+Z XY Z P Preg Q regQ Preg Q I ld clr AB S add2 AB S add1 XY (c) 0 1 P regQ Q I ld clr 0 1 Q Z DP k=0: Preg = Y + Z k=1: Preg = X + Y XY Z P Preg Q I ld clr AB S add2 AB S add1 XY (d) 0 1 P Z mux2x1 Q I 1 s0 I 0 k k DP a

Digital Design 2e Copyright © 2010 Frank Vahid 3 Laser-Based Distance Measurer: Create a Datapath HLSM data I/O  DP I/O HLSM local storage  reg HLSM state action and transition condition data computation  Datapath components and connections a Datapath Dreg_clr Dreg_ld Dctr_clr Dctr_ld clr ld Q I Dreg: reg(16) AB S Add1: add(16) clr ld Q Dctr: reg(16) I 1 16 Shr1: shiftR1(16) I Q 16 D

Digital Design 2e Copyright © 2010 Frank Vahid 4 Laser-Based Distance Measurer: Connecting the Datapath to a Controller D B L S 16 to display from button Controller to laser from sensor Dreg_clr Dreg_ld Dctr_clr Dctr_ld Datapath 300 MHz Clock a

Digital Design 2e Copyright © 2010 Frank Vahid 5 Laser-Based Distance Measurer: Derive the Controller FSM FSM has same states, transitions, and control I/O Achieve each HLSM data operation using datapath control signals in FSM Inputs:B, SOutputs:L, Dreg_clr, Dreg_ld, Dctr_clr, Dctr_ld S0S1S2S3 L = 0L = 1L = 0 BS BS S4 Dreg_clr = 1 Dreg_ld= 0 Dctr_clr= 0 Dctr_ld = 0 (laser off) (clear Dreg) Dreg_clr= 0 Dreg_ld= 0 Dctr_clr= 0 Dctr_ld = 1 (laser off) (count up) Dreg_clr = 0 Dreg_ld= 0 Dctr_clr = 1 Dctr_ld = 0 (clear count) L = 0 Dreg_clr= 0 Dreg_ld= 1 Dctr_clr= 0 Dctr_ld = 0 (load Dreg with Dctr/2) (stop counting) Dreg_clr = 0 Dreg_ld= 0 Dctr_clr= 0 Dctr_ld = 0 (laser on) Controller HLSM a

Digital Design 2e Copyright © 2010 Frank Vahid 6 Laser-Based Distance Measurer: Derive the Controller FSM Same FSM, using convention of unassigned outputs implicitly assigned 0 Some assignments to 0 still shown, due to their importance in understanding desired controller behavior

Digital Design 2e Copyright © 2010 Frank Vahid 7 More RTL Design Additional datapath components 5.4