Penn ESE534 Spring2012 -- DeHon 1 ESE534 Computer Organization Day 19: March 28, 2012 Minimizing Energy.

Slides:



Advertisements
Similar presentations
Penn ESE534 Spring DeHon 1 ESE534: Computer Organization Day 14: March 19, 2014 Compute 2: Cascades, ALUs, PLAs.
Advertisements

Power Reduction Techniques For Microprocessor Systems
Penn ESE534 Spring Mehta & DeHon 1 ESE534 Computer Organization Day 6: February 12, 2014 Energy, Power, Reliability.
Caltech CS184a Fall DeHon1 CS184a: Computer Architecture (Structures and Organization) Day6: October 11, 2000 Instruction Taxonomy VLSI Scaling.
CS294-6 Reconfigurable Computing Day4 September 3, 1998 VLSI Scaling.
Penn ESE Spring DeHon 1 ESE (ESE534): Computer Organization Day 9: February 7, 2007 Instruction Space Modeling.
Penn ESE Spring DeHon 1 ESE (ESE534): Computer Organization Day 6: January 29, 2007 VLSI Scaling.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 3: January 26, 2009 Scheduled Operator Sharing.
Penn ESE Fall DeHon 1 ESE (ESE534): Computer Organization Day 19: March 26, 2007 Retime 1: Transformations.
Penn ESE Spring DeHon 1 ESE (ESE534): Computer Organization Day 26: April 18, 2007 Et Cetera…
Penn ESE Spring DeHon 1 ESE (ESE534): Computer Organization Day 11: February 14, 2007 Compute 1: LUTs.
Penn ESE Spring DeHon 1 ESE (ESE534): Computer Organization Day 4: January 22, 2007 Memories.
Penn ESE Spring DeHon 1 ESE (ESE534): Computer Organization Day 7: January 31, 2007 Energy and Power.
Power-Aware Computing 101 CS 771 – Optimizing Compilers Fall 2005 – Lecture 22.
Penn ESE Spring DeHon 1 FUTURE Timing seemed good However, only student to give feedback marked confusing (2 of 5 on clarity) and too fast.
Penn ESE Spring DeHon 1 ESE (ESE534): Computer Organization Day 5: January 24, 2007 ALUs, Virtualization…
Low Power Design of Integrated Systems Assoc. Prof. Dimitrios Soudris
6.893: Advanced VLSI Computer Architecture, September 28, 2000, Lecture 4, Slide 1. © Krste Asanovic Krste Asanovic
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 12: September 24, 2014 MOS Transistor.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 30: November 12, 2014 Memory Core: Part.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 19: October 16, 2013 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 39: December 6, 2013 Repeaters in Wiring.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 11: October 1, 2010 Variation.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 19: October 15, 2014 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 16, 2012 Memory Periphery.
Basics of Energy & Power Dissipation Lecture notes S. Yalamanchili, S. Mukhopadhyay. A. Chowdhary.
Penn ESE534 Spring DeHon 1 ESE534: Computer Organization Day 9: February 24, 2014 Operator Sharing, Virtualization, Programmable Architectures.
Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 1: September 5, 2012 Introduction and.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 2: January 21, 2015 Heterogeneous Multicontext Computing Array Work Preclass.
Spring 2007W. Rhett DavisNC State UniversityECE 747Slide 1 ECE 747 Digital Signal Processing Architecture SoC Lecture – Normalized Comparison of Architectures.
Penn ESE534 Spring DeHon 1 ESE534: Computer Organization Day 7: February 6, 2012 Memories.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 24: November 5, 2010 Memory Overview.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 1: September 8, 2010 Introduction and.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 37: December 8, 2010 Adiabatic Amplification.
Caltech CS184 Winter DeHon 1 CS184: Computer Architecture (Structure and Organization) Day 7: January 21, 2005 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 1: September 7, 2011 Introduction and.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 18: October 14, 2013 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 30: November 19, 2010 Crosstalk.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 1: August 27, 2014 Introduction and Overview.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 33: November 20, 2013 Crosstalk.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 17: October 19, 2011 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 16, 2011 Memory Periphery.
Basics of Energy & Power Dissipation
Penn ESE534 Spring DeHon 1 ESE534: Computer Organization Day 5: February 1, 2010 Memories.
Caltech CS184 Winter DeHon 1 CS184a: Computer Architecture (Structure and Organization) Day 6: January 19, 2005 VLSI Scaling.
Day 16: October 6, 2014 Inverter Performance
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 6: September 10, 2014 Restoration.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 12: September 25, 2013 MOS Transistors.
FPGA-Based System Design: Chapter 6 Copyright  2004 Prentice Hall PTR Topics n Low power design. n Pipelining.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 7, 2014 Memory Overview.
Caltech CS184 Winter DeHon 1 CS184a: Computer Architecture (Structure and Organization) Day 6: January 22, 2003 VLSI Scaling.
Penn ESE534 Spring DeHon 1 ESE534: Computer Organization Day 21: April 4, 2012 Lossless Data Compression.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 6: September 19, 2011 Restoration.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 11: September 22, 2014 MOS Transistor.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 8, 2013 Memory Overview.
Penn ESE534 Spring DeHon 1 ESE534 Computer Organization Day 9: February 13, 2012 Interconnect Introduction.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 15: March 13, 2013 High Level Synthesis II Dataflow Graph Sharing.
Penn ESE534 Spring DeHon 1 ESE534: Computer Organization Day 11: February 20, 2012 Instruction Space Modeling.
Penn ESE534 Spring DeHon 1 ESE534: Computer Organization Day 8: February 19, 2014 Memories.
CS203 – Advanced Computer Architecture
Penn ESE534 Spring DeHon 1 ESE534 Computer Organization Day 8: February 10, 2010 Energy, Power, Reliability.
ESE532: System-on-a-Chip Architecture
Day 18: October 17, 2012 Energy and Power Optimization
Circuits and Interconnects In Aggressively Scaled CMOS
ESE532: System-on-a-Chip Architecture
Day 16: September 15, 2010 Energy and Power
Day 16: October 7, 2013 Inverter Performance
Day 17: October 15, 2012 Energy and Power Basics
ESE534 Computer Organization
Presentation transcript:

Penn ESE534 Spring DeHon 1 ESE534 Computer Organization Day 19: March 28, 2012 Minimizing Energy

Penn ESE534 Spring DeHon 2 Today Discuss broad set of architectural options to reduce energy Relevant to upcoming project

Penn ESE534 Spring DeHon 3 At Issue Many now argue energy will be the ultimate scaling limit –(not lithography, costs, …) Proliferation of portable and handheld devices –…battery size and life biggest issues Cooling, energy costs may dominate cost of electronics –Even server room applications

Microprocessor Power Density Penn ESE534 Spring DeHon 4 The Future of Computing Performance: Game Over or Next Level? National Academy Press, Watts

Penn ESE534 Spring DeHon Source: Carter/Intel 5 Power Limits Integration Impact

Watch Energy optimized along with area, delay Energy optimized with little or no effect on area/delay Energy trades off with area, delay Penn ESE534 Spring DeHon 6

7 Energy

Penn ESE534 Spring DeHon 8 Energy How scale down V?

Penn ESE534 Spring DeHon 9 Energy and Delay  gd =Q/I=(CV)/I I d,sat =(  C OX /2)(W/L)(V gs -V TH ) 2

Penn ESE534 Spring DeHon 10 Energy/Delay Tradeoff E  V 2  gd  1/V We can trade speed for energy E×(  gd ) 2  constant Martin et al. Power-Aware Computing, Kluwer  gd =(CV)/I I d,sat  (V gs -V TH ) 2

Penn ESE534 Spring DeHon 11 Area/Time Tradeoff Also have Area-Time tradeoffs –HW2 spatial vs temporal multipliers –See more next week Compensate slowdown with additional parallelism …trade Area for Energy  Architectural Option –HW3.3

Reduce V Lower voltage and run in parallel –HW3.3 Lower voltage when you can get away with it (as much as can get away with) –Dynamic Voltage Scaling Lower voltage where don’t need it –Multiple Vdd Penn ESE534 Spring DeHon 12

Penn ESE534 Spring DeHon 13 Energy How reduce C?

Reduce C Shallow memory banks Reduce overhead programmable –Switches/stubs Reduce wire lengths –Maybe from reducing area Size gates Exploit technology Specialize computation or compute element Penn ESE534 Spring DeHon 14

Penn ESE534 Spring DeHon 15 Energy How reduce a?

Reduce a Avoid/reduce glitches Code data –Example FSM –Example data encoding –Example bus-invert –One hot Compress data (send less) Exploit correlations Power Gate unused regions Penn ESE534 Spring DeHon 16

Penn ESE534 Spring DeHon 17 Energy How reduce CV 2 ?

Reduce CV coupling Low swing highly capacitive signals –Bit-lines –Interconnect? Penn ESE534 Spring DeHon 18

Penn ESE534 Spring DeHon 19 Energy How reduce aC?

Reduce aC Put high a with low C Coding/compression at high C points Penn ESE534 Spring DeHon 20

Total Energy E total = E switch +E leak Penn ESE534 Spring DeHon 21

Total Energy E total = E switch +E leak Penn ESE534 Spring DeHon 22 What if a i is small? T cycle large?

Graph for In Class (Day 6) Penn ESE534 Spring Mehta & DeHon 23

Leakage Penn ESE534 Spring DeHon 24 How reduce T cycle ?

Reduce T cycle Run as fast as can Optimize for delay Pipeline Penn ESE534 Spring DeHon 25

Leakage Penn ESE534 Spring DeHon 26 How reduce V?

Reduce V? Power gate  power down when not in use Penn ESE534 Spring DeHon 27

Leakage Penn ESE534 Spring DeHon 28 How reduce I leak ?

Reduce Leakage Current Power gating Increase V th Penn ESE534 Spring DeHon 29

Admin HW9 – note parts to run on computer –Don’t wait until Sunday to run them Reading for Monday on web Penn ESE534 Spring DeHon 30

Penn ESE534 Spring DeHon 31 Big Ideas Power major limiter going forward –Can put more transistors on a chip than can switch Some optimizations good for energy as well as (area, delay) Some optimizations just for energy –No effect on area, delay Changes tradeoffs will make