Clara Gaspar, April 2014 ECS (Marseille+Annecy+CERN) 1 FPGA CCPC Firmware DIMServer Mini DAQ Test UIHW Description UIOperation UI Control PC WinCC-OA PCIe.

Slides:



Advertisements
Similar presentations
XFEL Meeting, RAL 20 January 2011 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing XFEL 2D Pixel Clock and Control System.
Advertisements

Sundanc e High-tech DSP solutions. Giving you the freedom to design Multiprocessor Technology Ltd SOFTWARE UTILITY TOOLS.
HEP UCL Cambridge University Imperial College London University of Manchester Royal Holloway, University of London University College London Matthew Warren,
Agile on Board or How We Do It at Intel Artem Fedko Copyright © 2013 Intel Corporation. All rights reserved Intel are trademark of Intel Corporation in.
Trigger System Functions Master/Slave Operation –Located in Readout Boards’ BE-FPGA, but only active as Master in one slot. –Master controls asynchronous.
Students: Nir Engelberg Ezequiel Hadid Supervisor: Mony Orbach In association with: November 23, Winter 2004.
Ethernet Bomber Stand-Alone / PCI-E controlled Ethernet Packet Generator Oren Novitzky & Rony Setter Advisor: Mony Orbach Spring 2008 – Winter 2009 Characterization.
Clara Gaspar, May 2010 The LHCb Run Control System An Integrated and Homogeneous Control System.
P07302 Summary Motor Controller Module. Team Members.
P07301 Summary Data Acquisition Module. Team Members.
RE-configure FPGA through JTAG ◦ Heidelberg option, needs reprogramming of Altera devices (not in this talk)  Needed for re-programming after loss of.
1 Tell10 Guido Haefeli, Lausanne Electronics upgrade meeting 10.February 2011.
CERN CMS Project Host / SD Card Configuration Data Access Dave Ojika Alex Madorsky Dr. Darin Acosta Dr. Ivan Furic.
PCI-Express Network Sniffer Characterization Presentation Project Period : 2 semesters Students: Neria Wodage Aviel Tubul Advisor: Mony Orbach 17/12/2007.
Clara Gaspar, March 2006 LHCb’s Experiment Control System Step by Step.
PROBE CARD INTEGRATION IN pALPIDEfs TEST SYSTEM ALICE | ITS-MFT Mini-Week | | Markus Keil.
General Purpose FIFO on Virtex-6 FPGA ML605 board Students: Oleg Korenev Eugene Reznik Supervisor: Rolf Hilgendorf 1 Semester: spring 2012.
Clara Gaspar, November 2012 Experiment Control System LS1 Plans…
ICub Head – PC104+ solution. PCI Wifi ac Carrier board COM-Express Compact HEATSINK HeatSpreader FireWire Connector CFW_ mm.
12/09/2015Sheffield University 1 Target Electronics Recap - Decision has been made to rebuild the target electronics control system so that it is upgraded.
Schedule and Issues for the Mini-1 and MMFE-8 Kenneth Johns University of Arizona.
Clara Gaspar, October 2011 The LHCb Experiment Control System: On the path to full automation.
Designing the WRAMP Dean Armstrong The University of Waikato.
Status of Readout Board Firmware Guillaume Vouters On behalf of the MiniDAQ developers 11 December 2014 LHCb Upgrade Electronics.
Status report for TFC and ECS* LHCb Upgrade Electronics meeting F. Alessio, CERN with acknowledgements to Cairo (Caplan), Mauricio (Rivello),
Weekly Meeting February 28th, Status Report Coil Driver (all) LVDT (all) AOB 28/02/20122 SAT Control System - Weekly Meeting.
The Lesson Plan By: Shomila Waqar. Conventional lesson Plan Week 1  Introduction to the Entrepreneurship  Overview of the Activity survey form  PLAN.
NIOS II Ethernet Communication Final Presentation
Dec. 19, 2006TELL1 commissioning for Calorimeters 1 TELL1 commissioning for calorimeters ■ Reminder ■ TELL1 status ■ ECS for TELL1- PVSS panels ■ Firmware.
GAYA Analyzer SDD Presentation. GAYA Analyzer Introduction OMS40G256 is a hardware device used for detection of radioactive radiation for medical imaging.
NAND Flash Failure Behavior Sponsored By Micron Technology Inc.
Slide 1Reproduction prohibited without permission from Computas AS © METIS An Open Architecture Toolkit ADM and ADML support Don Hodge Principle Knowledge.
J. Prast, G. Vouters, Arlington, March 2010 DHCAL DIF Status Julie Prast, Guillaume Vouters 1. Future CCC Use in DHCAL Setup 2. Calice DAQ Firmware Implementation.
CERN Control Standards Front-End Computer Layer Stéphane Deghaye BE/CO/FE
1 AFE IIt/VLSB Update Terry Hart, MICE Tracker Phone Conference September 5, 2007.
Maurice Goodrick, Bart Hommels EUDET Annual Meeting, Ecole Polytechnique, Paris EUDET DAQ and DIF DAQ overview DIF requirements and functionality.
Proposal for an Open Source Flash Failure Analysis Platform (FLAP) By Michael Tomer, Cory Shirts, SzeHsiang Harper, Jake Johns
USB Interface Used for the DHCAL DIF Inspired from Clement’s code Julie Prast, LAPP18/06/20081.
1 The TrackFinder GUI D. Acosta, L. Gray, N. Park, H. Stöck University of Florida.
ECS and LS Update Xavier Vilasís-Cardona Calo Meeting - Xvc1.
Embedded PCs for electronics-control in LHCb Flavio Fontanelli, Giuseppe Mini, Mario Sannino, INFN Genoa Beat Jost, Niko Neufeld CERN, PH.
Clara Gaspar, December 2012 Experiment Control System & Electronics Upgrade.
TELL1 command line tools Guido Haefeli EPFL, Lausanne Tutorial for TELL1 users : 25.February
March 7th 2005 Stefan Koestner LHCb week ECS-tools for the CCPC/Tell1 (a tutorial in 3 acts): (1) CCPC/PVSS Interface: - few comments on the server - quick.
Programme for “Target 3” – test of alternative bearing materials (from Jason Tarrant) –Drawing updates by 11 th November –Bearings: Material approval –
Clara Gaspar on behalf of the ECS team: CERN, Marseille, etc. October 2015 Experiment Control System & Electronics Upgrade.
Clara Gaspar, April 2006 LHCb Experiment Control System Scope, Status & Worries.
16th May 2007 MICE tracker phone meeting 1 Setup test bench/ Installation DATE Hideyuki Sakamoto 16 th May 2007 MICE phone meeting.
PCIe40 — a Tell40 implementation on PCIexpress Beat Jost DAQ Mini Workshop 27 May 2013.
AMC40 firmware Data format discussions 17/10/2013Guillaume Vouters1.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
Software tools for digital LLRF system integration at CERN 04/11/2015 LLRF15, Software tools2 Andy Butterworth Tom Levens, Andrey Pashnin, Anthony Rey.
Clara Gaspar, February 2007 LHCb’s Experiment Control System & Electronics Integration Step by Step.
PC-based L0TP Status Report “on behalf of the Ferrara L0TP Group” Ilaria Neri University of Ferrara and INFN - Italy Ferrara, September 02, 2014.
DeLiDAQ-2D ─ a new data acquisition system for position-sensitive neutron detectors with delay-line readout F.V. Levchanovskiy, S.M. Murashkevich Frank.
ATCA based LLRF system design review DESY Control servers for ATCA based LLRF system Piotr Pucyk - DESY, Warsaw University of Technology Jaroslaw.
Introduction to the ARM mbed Platform– A Hands-on Course
CALICE DAQ Developments
ECS-tools for the CCPC/Tell1 (a tutorial in 3 acts):
GBT-FPGA Interface Carson Teale.
Bartosz Bielawski BE-RF-CS Anthony Rey, Tom Levens
CALICE/EUDET Electronics in 2007
CC DEVELOPMENT PROGRESS and SCHEDULE
ВОМР Подмярка 19.2 Възможности за финансиране
Споразумение за партньорство
Big Picture for Lab 5 Lab 5 Review with TA Course Wrap-up
State of developments on Readout interface of European DHCAL
By Josh, Carolina, Clara April,
Register access problem in Belle2Link
CMS HGCal: Research Update
Presentation transcript:

Clara Gaspar, April 2014 ECS (Marseille+Annecy+CERN) 1 FPGA CCPC Firmware DIMServer Mini DAQ Test UIHW Description UIOperation UI Control PC WinCC-OA PCIe driver  PCIe Library  Ccserv XML Description PCIe

Clara Gaspar, April 2014 XML Example ❚ Do we need a tool to generate XML from something? 2 <!- Declare an area with two registers and add it to the board type <!- Declare a block of registers/memory area accessed for read/write in one go <!- The same but inside the block one of the registers can be accessed individualy

Clara Gaspar, April 2014 HwTool Integration 3