The InGaAs IR Array of Chunghwa Telecom Laboratory Chueh-Jen Lin and Shiang-Yu Wang, Optics and Infrared Laboratory In 2006, Advanced Technology Laboratory.

Slides:



Advertisements
Similar presentations
Toolkit for testing CCD cameras
Advertisements

Controller Tests Stephen Kaye Controller Test Motivation Testing the controller before the next generation helps to shake out any remaining.
A photon-counting detector for exoplanet missions Don Figer 1, Joong Lee 1, Brandon Hanold 1, Brian Aull 2, Jim Gregory 2, Dan Schuette 2 1 Center for.
SIGNAL PROCESSING WITH ANALOG CIRCUIT Chun Lo. Analog circuit design  Main disadvantage: low precision  Due to mismatch in analog circuit components.
Digital to Analog and Analog to Digital Conversion
Design and Implementation a 8 bits Pipeline Analog to Digital Converter in The Technology 0.6 μm CMOS Process Eri Prasetyo.
Current-Mode Multi-Channel Integrating ADC Electrical Engineering and Computer Science Advisor: Dr. Benjamin J. Blalock Neena Nambiar 16 st April 2009.
DSP Based Equalization for 40-Gbps Fiber Optic Communication Shahriar Shahramian.
ESODAC Study for a new ESO Detector Array Controller.
Cameras for scientific experiments A brave attempt to give an overview of the different types and their pros & cons Grouptalk Optical Sciences, may
CHARGE COUPLING TRUE CDS PIXEL PROCESSING True CDS CMOS pixel noise data 2.8 e- CMOS photon transfer.
Astronomical Detectors
06/02/2008CCDs1 Charge Coupled Device M.Umar Javed M.Umar Javed.
Mid-IR photon counting array using HgCdTe APDs and the Medipix2 ROIC
An Analog Wavelet Transform CMOS Imager Chip
April 23, 2008 Astro 890 Detectors Wide, High, Deep, and Sensitive.
19 March 2005 LCWS 05 M. Breidenbach 1 SiD Electronic Concepts SLAC –D. Freytag –G. Haller –J. Deng –mb Oregon –J. Brau –R. Frey –D. Strom BNL –V. Radeka.
CCD and CMOS Sensors Craig Robinson.
1D or 2D array of photosensors can record optical images projected onto it by lens system. Individual photosensor in an imaging array is called pixel.
UVP BioImaging Systems Solutions for the Science of Life Digital CCD Cameras 101.
A High-speed Adaptively-biased Current- to-current Front-end for SSPM Arrays Bob Zheng, Jean-Pierre Walder, Henrik von der Lippe, William Moses, Martin.
MEDIPIX3 TESTING STATUS R. Ballabriga and X. Llopart.
Digital Correlated Double Sampling for ZTF Roger Smith and Stephen Kaye California Institute of Technology The digital equivalent of dual slope integration.
Digital Images Chapter 8 Exploring the Digital Domain.
A Serializer ASIC for High Speed Data Transmission in Cryogenic and HiRel Environment Tiankuan Liu On behalf of the ATLAS Liquid Argon Calorimeter Group.
Photon detection Visible or near-visible wavelengths
Readout Electronics: SIDECAR ASIC Hardware
Performance test of STS demonstrators Anton Lymanets 15 th CBM collaboration meeting, April 12 th, 2010.
1HSSPG Georgia Tech High Speed Image Acquisition System for Focal-Plane-Arrays Doctoral Dissertation Presentation by Youngjoong Joo School of Electrical.
A 30-GS/sec Track and Hold Amplifier in 0.13-µm CMOS Technology
STATUS REPORT OF FPC SPICA Task Force Meeting March 29, 2010 MATSUMOTO, Toshio (SNU)
Characterization of a Large Format HgCdTe on Silicon Focal Plane Array
Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.
Phase-1 Design. i PHC Phase /04/2008 System Overview Clock, JTAG, sync marker and power supply connections Digital output.
10/26/20151 Observational Astrophysics I Astronomical detectors Kitchin pp
Leo Greiner IPHC DAQ Readout for the PIXEL detector for the Heavy Flavor Tracker upgrade at STAR.
LEPSI ir e s MIMOSA 13 Minimum Ionising particle Metal Oxyde Semi-conductor Active pixel sensor GSI Meeting, Darmstadt Sébastien HEINI 10/03/2005.
Leo Greiner PIXEL Hardware meeting HFT PIXEL detector LVDS Data Path Testing.
Observational Astrophysics I
APS-2 Single Pixel Test 7 February 2008 V. Suntharalingam  The Pattern file to capture data from a 256x256 array was modified to address only one pixel.
SNAP Collaboration meeting / Paris 10/20071 SPECTROMETER DETECTORS From science requirements to data storage.
First results from the Biocams J. Brunner. Cameras on floor 1 and floor 5 together with an OM and an ADCP Floor 1 –80m above sea floor Floor 5 –270m above.
Test of the MAPS add-on board S. Amar-Youcef, M. Deveaux, D. Doering, C. Müntz, S. Seddiki, P. Scharrer, Ch. Schrader, J. Stroth, T. Tischler.
ClicPix ideas and a first specification draft P. Valerio.
Sensor testing and validation plans for Phase-1 and Ultimate IPHC_HFT 06/15/ LG1.
HEXITEC ASIC – A Pixellated Readout Chip for CZT Detectors Lawrence Jones ASIC Design Group Science and Technology Facilities Council Rutherford Appleton.
ICCD of HERD Le WANG, XIOPM , XI’AN The 3 rd HERD Workshop.
-1-CERN (11/24/2010)P. Valerio Noise performances of MAPS and Hybrid Detector technology Pierpaolo Valerio.
11 October 2002Paul Dauncey - CDR Introduction1 CDR Introduction and Overview Paul Dauncey Imperial College London.
Click to edit Master subtitle style Presented By Mythreyi Nethi HINP16C.
M. TWEPP071 MAPS read-out electronics for Vertex Detectors (ILC) A low power and low signal 4 bit 50 MS/s double sampling pipelined ADC M.
THEME 6: Frequency dividers. Digital counters with reduced counting modulus. Programmable digital counters. If the input pulses are more than K, the counter.
ASIC Development for Vertex Detector ’07 6/14 Y. Takubo (Tohoku university)
UPDATE ON CLICPIX2 DESIGN Pierpaolo Valerio Edinei Santin
Update on works with SiPMs at Pisa Matteo Morrocchi.
RD53 1.  Full/large demonstrator chip submission ◦ When: 2016 A.Early 2016: If chip must have been fully demonstrated in test beams for TDRs to be made.
Topic Report Photodetector and CCD
PIXEL 2000 P.Netchaeva INFN Genova 0 Results on 0.7% X0 thick Pixel Modules for the ATLAS Detector. INFN Genova: R.Beccherle, G.Darbo, G.Gagliardi, C.Gemme,
1 Topic Report Photodetector and CCD Tuan-Shu Ho.
Jan Soldat, Heidelberg University for the DSSC ASIC design groups
Detectors of JWST Near IR Instruments
S-D analog to digital conversion
Setup for measurements with SCT128 in Ljubljana: SCTA128VG chip
Σ-D Analog to Digital Converter for CMOS Image Sensors Nonu Singh (RIT, MicroE Co-Op) Background After fabricating an imaging sensor it needs to be characterized.
Background Developed by Teledyne Scientific & Imaging, LLC
A Software Defined Radio for the Masses, Part 4
BESIII EMC electronics
Readout Electronics for Pixel Sensors
Readout Electronics for Pixel Sensors
Readout Electronics for Pixel Sensors
Presentation transcript:

The InGaAs IR Array of Chunghwa Telecom Laboratory Chueh-Jen Lin and Shiang-Yu Wang, Optics and Infrared Laboratory In 2006, Advanced Technology Laboratory of Chunghwa Telecom proposed a collaborative project to develop homemade infrared arrays. According to the memorandum singed in the bottom half of 2006, the OIR Laboratory of IAA is in charge of measuring the performance of arrays made by AT Lab. in cryogenic temperature and evaluating the possibility of astronomical application. Our major works: interface design, controller setup, DSP programming, and gain calibration. Background Array Readout SDSU2 system is used as the main controller. One clock driver board and one IR video board are installed in the system. The DSP code implements: ============================================= Basic readout: follow the specs shown in Fig. Control registers writing: technique used in WIRCam CDS readout: realized by utilizing global resetting of ISC9809 and IMRO mode. Refer to Fig.? and Fig.? CDS is essential for image array calibration. Results Advanced Technology Lab. developed the indium bump technology to make their InGaAs detector be adhered to the readout IC (ROIC) and form a complete array. Indigo System Corporations’ ISC9809 is adapted as the ROIC. Major specification and requirements of array: ================================================= Resolution: 320 x 256 Cut off wavelength: 1.75μm Pitch size: 30μm CTIA input circuit with selectable integration capacitors +5.5V is needed for both analog and digital operation Single to 4 output parallel readout capability Max. pixel rate is up to 10MHz Control registers enable changing readout mode on-the-fly Dark images were taken with varied exposure time and temperature. Several points are worth to be noticed: ================================================= CDS works and the vertical pattern in bias and raw images is removed. Dark current is not improved anymore even temperature is lower than 180K. It might be the limitation of detectors but more bias condition is needed to verify this point. A weird pattern showed up while temperature is lower than 190K. After the measure of another sample, we are confident this pattern comes from the stress of filling material between the detector and the ROIC. This point has been reported to Advanced Technology Lab. CDS Bias Raw CDS Bias Raw Future Work Fig.1 The pad placement of ISC9809 defines the electronic interface. Fig.2 The array produced by AT Lab. and interface board designed by OIR Lab. Fig.3 The basic readout clock pattern that we should follow. Fig.4 IMRO mode, to achieve the essential CDS requirement for system calibration. Fig.5 The SDSU2 controller and the external cables. Fig.6 The dewar used in the project. Fig.7 Image taken as T=180K, t exp =7.11sec Fig.8 Image taken as T=270K, t exp =0.84sec Fig.9 Mean dark of a sub-region plotted against exposure time. Fig.10 Mean dark level of a sub-region vs. temperature of the chip. The system gain calibration is not performed yet. Certain of modification of dewar is needed to hold the chip for a longer period. Beyond the gain measurement, several characteristics should be measured more detailed in the next couple of runs: =============================================== The bias fed to detector common node should be fine tuned to determine an appropriate Q point for the device. The dark level can also be verified To apply different pixel rate and see how the noise varies with To design a front-end amplifier on the infrared video boards with appropriate gain to accommodate the full dynamic range of the array. To implement multi-channel readout To depict the whole picture of the array and evaluate the possibility of astronomical application To evaluate the advantage and practicability of using other ROICs Fig.11 The new LN 2 filler to improve the filling process.