Could we abandon the HW LLT option and save money (and allow possible further improvements to the upgraded muon system)? Alessandro Cardini of behalf of.

Slides:



Advertisements
Similar presentations
Sander Klous on behalf of the ATLAS Collaboration Real-Time May /5/20101.
Advertisements

New Chambers for M23R12 for the Muon Upgrade Alessandro Cardini INFN Cagliari.
Muon Electronic Upgrade Data Format. 32 bits nODE Architecture: remarks Six 32 input channels nSYNC for each nODE Three nSYNC per GBT LLT implemented.
Off Detector Electronics Upgrade. Outline Present schemes and features New schemes of nSYNC Technology 19/03/2014 S. Cadeddu - INFN Cagliari 2.
TDC in ACTEL FPGA Tom Sluijk Wilco Vink Albert Zwart Fabian Jansen.
LHCb Upgrade Overview ALICE, ATLAS, CMS & LHCb joint workshop on DAQ Château de Bossey 13 March 2013 Beat Jost / Cern.
20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.
GEM Design Plans Jason Gilmore TAMU Workshop 1 Oct
Infrastructure for LHCb Upgrade workshop – MUON detector Infrastructure for LHCB Upgrade workshop: MUON power, electronics, cable Muon upgrade in a nutshell.
February 19th 2009AlbaNova Instrumentation Seminar1 Christian Bohm Instrumentation Physics, SU Upgrading the ATLAS detector Overview Motivation The current.
Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France Calorimeter upgrade meeting Olivier Duarte Upgrade calo FE review Comments : Digital.
Emulator System for OTMB Firmware Development for Post-LS1 and Beyond Aysen Tatarinov Texas A&M University US CMS Endcap Muon Collaboration Meeting October.
Calorimeter upgrade meeting - Wednesday, 11 December 2013 LHCb Calorimeter Upgrade : CROC board architecture overview ECAL-HCAL font-end crate  Short.
VELO upgrade Front-end ECS LHCb upgrade electronics meeting 12 April 2012 Martin van Beuzekom on behalf of the VELO upgrade group Some thoughts, nothing.
14/November/2002 CF NSS2002 in Norfolk, Virginia, USA 1 The First Integration Test of the ATLAS End-cap Muon Level 1 Trigger System Introduction Overview.
Debugging of M2-M5 G. Passaleva. 11/02/2009 Muon System mini review G. Passaleva 2 outline Short summary of Muon readout channel organization Connectivity.
PHENIX upgrade DAQ Status/ HBD FEM experience (so far) The thoughts on the PHENIX DAQ upgrade –Slow download HBD test experience so far –GTM –FEM readout.
April 21st 2010Jacques Lefrancois1 UPGRADE NEWS Scope of upgrade presented by Andrei in upgrade meeting April 16th Role of trigger presented by Hans in.
Status of the Beam Phase and Intensity Monitor for LHCb Richard Jacobsson Zbigniew Guzik Federico Alessio TFC Team: Motivation Aims Overview of the board.
Frontend of PHENIX Si pixel K. Tanida (RIKEN) FEM/DAQ meeting for PHENIX upgrade (10/24/02) Outline Overview of PHENIX Si pixel detector ALICE1 chip readout.
Giuseppe Martellotti - 24/02/2014 Performance at high luminosity - efficiency - accidentals - detector layout (contributions from Alessia and Roberta)
Muon Electronics Upgrade Present architecture Remarks Present scenario Alternative scenario 1 The Muon Group.
14/6/2000 End Cap Muon Trigger Review at CERN 1 Muon Track Trigger Processing on Slave and Hi-pT Boards C.Fukunaga/Tokyo Metropolitan University TGC electronics.
G. Carboni – Muon Meeting – April 2002 Muon Meeting LHC schedule is now official (Council Committee) First protons (Pilot run) delayed to
Hit rate at high luminosity logical channels - ghosts – efficiency Toy Monte Carlo : # I have assumed a uniform particle distribution inside the TS # I.
CARDIAC meeting – 30 Sept 05 M3R3-M5R3-M5R4 FEE status.
1 07/10/07 Forward Vertex Detector Technical Design – Electronics DAQ Readout electronics split into two parts – Near the detector (ROC) – Compresses and.
HBD electronics status All the ADC and XMIT boards are installed. –Top 3 crates are for the ADC, XMIT boards –Bottom crate is for test pulse boards/future.
P. Aspell CERN April 2011 CMS MPGD Upgrade …. Electronics 2 1.
Status Report on the Muon System Alessandro Cardini / INFN Cagliari (with the help of the whole Muon Group)
NSYNC and Data Format S. Cadeddu – INFN Cagliari P. Ciambrone – INFN LNF.
Pixel power R&D in Spain F. Arteche Phase II days Phase 2 pixel electronics meeting CERN - May 2015.
A Super-TFC for a Super-LHCb (II) 1. S-TFC on xTCA – Mapping TFC on Marseille hardware 2. ECS+TFC relay in FE Interface 3. Protocol and commands for FE/BE.
CHEF 2013 – 22-25th April 2013 – Paris LHCb Calorimeter Upgrade Electronics E. Picatoste (Universitat de Barcelona) On behalf of the LHCb group.
Inputs from GG6 to decisions 2,7,8,15,21,27,34 V.Telnov Aug.24, 2005, Snowmass.
Infrastructure for LHCb Upgrade workshop – MUON detector Infrastructure for LHCB Upgrade workshop: MUON power, electronics Muon upgrade in a nutshell LV.
Calorimeter Digitisation Prototype (Material from A Straessner, C Bohm et al) L1Calo Collaboration Meeting Cambridge 23-Mar-2011 Norman Gee.
IB PRR PRR – IB System.
Muon System Update: Next Steps Alessandro Cardini INFN Cagliari.
Ken Wyllie, CERN Tracker ASIC, 5th July Overview of LHCb Upgrade Electronics Thanks for the invitation to Krakow!
Dirk Wiedner 16 th February OT/ITCALO MUON RICH1/TT RICH2 +TFC system.
CBM-TOF-FEE Jochen Frühauf, GSI Picosecond-TDC-Meeting.
Comparison of different chamber configurations for the high luminosity upgrade of M2R2 G. Martellotti - LNF - 13/03/2015 Roma1 + Alessia.
Geoff HallLECC LHC detector upgrades Introductory comments on electronic issues Organisation of this short session.
SVD DAQ Status Koji Hara (KEK) 2012/7/19 DAQ workshop1.
2 March 2012Mauro Citterio - SVT Phone meeting1 Peripheral Electronics Some updates Mauro Citterio INFN Milano.
Martin van Beuzekom, Jan Buytaert, Lars Eklund Opto & Power Board (OPB) Summary of the functionality of the opto & power board.
The LHCb Calorimeter Triggers LAL Orsay and INFN Bologna.
LHCb Outer Tracker Upgrade Actel FPGA based Architecture 117 januari 2013 Outline ◦ Front end box Architecture ◦ Actel TDC ◦ Data GBT interface ◦ Data.
Current STS Readout Concept 1 FEB 8 STS-XYTER Electrical Interface SLVS/LVDS pairs/FEB ROB GBTx / VL Optical Interface 4 MM fibers /ROB DPB.
Giovanna Lehmann Miotto CERN EP/DT-DI On behalf of the DAQ team
Work on Muon System TDR - in progress Word -> Latex ?
LHCb and InfiniBand on FPGA
Control of ASICs via GBTx
Enrico Gamberini for the GTK WG TDAQ WG Meeting June 01, 2016
The Ohio State University
Introduction LOI Hardware activities and GBT Simulations
Electronics, Trigger and DAQ for SuperB
CMS November Upgrade Week
Testbeam Timing Issues.
Hall A Compton Electron detector overview
Francesco Forti University and INFN, Pisa
A microTCA Based DAQ System for the CMS GEM Upgrade
VELO readout On detector electronics Off detector electronics to DAQ
Pre-installation Tests of the LHCb Muon Chambers
The CMS Tracking Readout and Front End Driver Testing
PID meeting Mechanical implementation Electronics architecture
ETD parallel session March 18th 2010
SVT detector electronics
The LHCb Front-end Electronics System Status and Future Development
Presentation transcript:

Could we abandon the HW LLT option and save money (and allow possible further improvements to the upgraded muon system)? Alessandro Cardini of behalf of the Muon Upgrade Group

The muon upgrade Get ready for the 40 MHz readout –Muon detector will not be modified, M1 will be removed –nODE (with nSYNC ASIC) for an efficient detector readout by TELL40 –nPDM and nSB for an efficient chamber pulsing and control using GBT through GBT-SCA LS2 A. Cardini Electronics Upgrade Meeting, 12JUN14 2

Muon Electronics Upgrade Review 9/10/2013 nODE architecture nODE DATA Path Sync nSYNC Bunch cross synchr. TDC Hit format Hist. GBT interf. Zero Supp. GBT interf. ECS/TFC LVDS Receivers Translators GBTx Hit data serializer VTTx Optical transmitter GBT-SCA Control Monitor VTRx Optical transceiver GBTx Data Ser/Des VTTx Optical transmitter GBTx Hit data serializer Sync nSYNC Bunch cross synchr. TDC Hit format Hist. GBT interf. Zero Supp. GBT interf. Sync nSYNC Bunch cross synchr. TDC Hit format Hist. GBT interf. Zero Supp. GBT interf. Sync nSYNC Bunch cross synchr. TDC Hit format Hist. GBT interf. Zero Supp. GBT interf. LVDS Receivers Translators Sync nSYNC Bunch cross synchr. TDC Hit format Hist. GBT interf. Zero Supp. GBT interf. 192 Input channels Power section Voltage regulators DC/DC converter Power up sequencer Clock management Clock driver Phase adjust Sync nSYNC Bunch cross synchr. TDC Hit format Hist. GBT interf. Zero Supp. GBT interf. GBTx TDC data serializer GBTx HIT data serializer To TELL40 2 links simplex To Trigger 2 links simplex To/from TFC 1 link duplex 3

Muon readout improvements The reviewers of the muon upgrade electronics architecture suggested to include the “TDC info in the binary data stream” We agreed on this. So in each nODE we are planning to have: –4 links carrying full information (hit position and time) to DAQ –2 links with only binary hit information for the HW LLT By doing so: –the number of Optical Links (and transmitter/receiver and readout boards) will increase roughly by 50% –The nSYNC design complexity will increase A. Cardini Electronics Upgrade Meeting, 12JUN14 4

Could we already discard the HW LLT option? We are starting designing the nSYNC We would like to define what we should include in it We have to define the fibres we need and the amount of optical transmitter/transceiver to order (this order was already done, BTW) And there is something more… A. Cardini Electronics Upgrade Meeting, 12JUN14 5

The muon upgrade (revised) Ongoing muon identification performance studies are suggesting that we could improve the situation with additional “small” changes to the upgraded muon system, although we have still to run detailed MC simulation to exactly quantify the improvements in performances at high luminosity A further step currently under study, and ready for 2020: –New pad detectors in most irradiated regions (M23R12) –More IBs removed (in M2R3, for example) A. Cardini Electronics Upgrade Meeting, 12JUN14 6

Possible new pad detectors M2R1 –Rates as high as 600 kHz/cm 2 –Currently mixed readout  384 logical pads but only 112 R/O channels –We could envisage to readout 192 real pads (24 FEBs, like in M1R1, will fit) with current FEBs M3R1 –Rates as high as 200 kHz/cm 2 –Currently mixed readout  384 logical pads but only 112 R/O channels –192 pads as above or even 96 pads (simplified installation, final performances to be studied) M2R2 –Rates as high as 100 kHz/cm 2 –Currently mixed readout  192 logical pads but only 112 R/O channels –192 pad detector possible but many cables to be added  we should check if 96 pads are enough that would imply NO cables to be added  check muon performance M3R2 –Not critical from the rate point of view –Currently mixed readout  192 logical pads but only 112 R/O channels –96 pads OK for dead-time, check muon performance A. Cardini Electronics Upgrade Meeting, 12JUN14 7

Possible removal of additional IBs We currently have 104 ODE in our system. According to PID Upgrade TDR, the removal of IBs in M5R4 will bring to 108 the number of needed nODEs M2R3 –it’s already a pad detector  no important CARIOCA dead-time –It seems however that there is a large contribution for dead-time coming from DIALOG due to the large number of channels OR-ed together to make the logical strips (to be carefully verified) –If we remove all M3R2 IBs  + 16 nODEs M3R3 –Not so critical, if we want to maintain it similar to M2R2 we need +16 nODEs If we could afford it, we could also think of removing IBs in M2R4 (+16 nODEs) and in M3R4 (+16 nODEs) The option of removing IBs is simple and not too expensive, and can improve the situation in regions where inefficiency is dominated by the DIALOG dead-time (where a lot of logical channels contribute to the creation of a logical strip) A. Cardini Electronics Upgrade Meeting, 12JUN14 8

Conclusion The design of part of the upgraded muon system electronics components depends on the still open options for the LLT A software-only LLT will allow the simplification of some muon components and money savings Further modification to the muon system, currently under study, will allow muon performance improvements at high luminosity, but they are likely to be incompatible with an hardware LLT A. Cardini Electronics Upgrade Meeting, 12JUN14 9