COMMON BUS SYSTEM Registers The registers in the Basic Computer are connected using a bus This gives a savings in circuitry over complete connections between.

Slides:



Advertisements
Similar presentations
BASIC COMPUTER ORGANIZATION AND DESIGN
Advertisements

Basic Computer Organization
Fetch-Execute cycle. Memory Read operation Read from memory.
Computer Organization, Bus Structure
CPS-509 COMPUTER ORGANIZATION & ARCHITECTURE
Chapter 4 Register Transfer and Microoperations
The Microprocessor and its Architecture
M. Mateen Yaqoob The University of Lahore Spring 2014.
ARITHMETIC LOGIC SHIFT UNIT
1 Sec (2.1) Computer Architectures. 2 For temporary storage of information, the CPU contains cells, or registers, that are conceptually similar to main.
5 Computer Organization
Dr. Bernard Chen Ph.D. University of Central Arkansas Spring 2009
SAP1 (Simple-As-Possible) Computer
Bus Architecture Memory unit AR PC DR E ALU AC INPR 16-bit Bus IR TR
Computer System Architecture ESGD2204
Computer Science 210 Computer Organization The von Neumann Architecture.
1 Computer Organization Today: First Hour: Computer Organization –Section 11.3 of Katz’s Textbook –In-class Activity #1 Second Hour: Test Review.
Chapter No 5 Basic Computer Organization And Design.
1 Basic Computer Organization & Design Computer Organization Computer Architectures Lab BASIC COMPUTER ORGANIZATION AND DESIGN Instruction Codes Computer.
Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.
Digital Components Dr. Voicu Groza SITE Hall, Room ext. 2159
Bus Architecture Memory unit AR PC DR E ALU AC INPR 16-bit Bus IR TR
CPU Design. Introduction – The CPU must perform three main tasks: Communication with memory – Fetching Instructions – Fetching and storing data Interpretation.
Exam2 Review Dr. Bernard Chen Ph.D. University of Central Arkansas Spring 2009.
CSC321 Making a Computer Binary number system → Boolean functions Boolean functions → Combinational circuits Combinational circuits → Sequential circuits.
M. Mateen Yaqoob The University of Lahore Spring 2014.
COMPUTER SCIENCE Data Representation and Machine Concepts Section 2.1 Instructor: Lin Chen Sept 2013.
1 Purpose of This Chapter In this chapter we introduce a basic computer and show how its operation can be specified with register transfer statements.
M. Mateen Yaqoob The University of Lahore Spring 2014.
Lec 5 Basic Computer Organization
Computer Science 101 Computer Systems Organization ALU, Control Unit, Instruction Set.
5-6 Memory Ref. Instruction
M. Mateen Yaqoob The University of Lahore Spring 2014
CSE 241 Computer Organization Lecture # 8 Ch. 7 Control Unit Dr. Tamer Samy Gaafar Dept. of Computer & Systems Engineering.
COMPILERS CLASS 22/7,23/7. Introduction Compiler: A Compiler is a program that can read a program in one language (Source) and translate it into an equivalent.
1 Basic Computer Organization & Design Computer Organization Prof. H. Yoon BASIC COMPUTER ORGANIZATION AND DESIGN Instruction Codes Computer Registers.
Instruction.
Ch5. 기본 컴퓨터의 구조와 설계.
Basic architecture.
Chapter 4 Register Transfer and Microoperations Dr. Bernard Chen Ph.D. University of Central Arkansas Spring 2010.
Bus Architecture Memory unit AR PC DR E ALU AC INPR 16-bit Bus IR TR
8085 processor.
The System Bus. Conceptual CPU Block Diagram Datapath Regs Buses ALU Control Unit Bus Interface IR etc. PC etc. Control Signals Status Signals PSR System.
Basic Computer The following discussions are based on a fictitious computer called “Basic Computer” by the author of the textbook It’s a much better way.
Basic Computer Organization - Part 2 Designing your first computer
Recap – Our First Computer WR System Bus 8 ALU Carry output A B S C OUT F 8 8 To registers’ read/write and clock inputs Sequence of control signal combinations.
1 BASIC COMPUTER ORGANIZATION AND DESIGN Instruction Codes Computer Registers Computer Instructions Timing and Control Instruction Cycle Memory Reference.
Chapter 5 Computer Organization TIT 304/TCS 303. Purpose of This Chapter In this chapter we introduce a basic computer and show how its operation can.
Basic Computer Organization and Design
SAP1 (Simple-As-Possible) Computer
Chapter 4 Register Transfer and Microoperations
Symbol Hex Code Description I=0 I=1
ADVANCED PROCESSOR ARCHITECTURE
Computer Organization and Design
BASIC COMPUTER ORGANIZATION AND DESIGN
Overview Instruction Codes Computer Registers Computer Instructions
Overview Instruction Codes Computer Registers Computer Instructions
BASIC COMPUTER ORGANIZATION AND DESIGN
BASIC COMPUTER ORGANIZATION AND DESIGN
By: A. H. Abdul Hafez CAO, by Dr. A.H. Abdul Hafez, CE Dept. HKU
سازمان و طراحي کامپيوتر پايه.
Instruction and Control II
Computer Architecture and Organization: L11: Design Control Lines
The Little Man Computer
A register design with parallel load input
By: A. H. Abdul Hafez Computer Architecture and Organization: L06: Stored program and Instruction code.
Computer Architecture and Organization: L07: Control Sequence
Tri-state buffer A circuit which allows an input to go to output when desired Otherwise it behaves as if “nothing” is connected to the wire An equivalent.
COMPUTER ARCHITECTURE
Presentation transcript:

COMMON BUS SYSTEM Registers The registers in the Basic Computer are connected using a bus This gives a savings in circuitry over complete connections between registers

COMMON BUS SYSTEM Registers S2 S1 S0 Bus Memory unit 4096 x 16 LD INR CLR Address ReadWrite AR LD INR CLR PC LD INR CLR DR LD INR CLR AC ALU E INPR IR LD LD INR CLR TR OUTR LD Cloc k 16-bit common bus

COMMON BUS SYSTEM Registers AR PC DR LIC LIC LIC AC LIC ALU E IR L TR LIC OUTR L INPR Memory 4096 x 16 Address Read Write 16-bit Common Bus S0S0 S1S1 S2S2

COMMON BUS SYSTEM Registers Three control lines, S 2, S 1, and S 0 control which register the bus selects as its input Either one of the registers will have its load signal activated, or the memory will have its read signal activated – Will determine where the data from the bus gets loaded The 12-bit registers, AR and PC, have 0’s loaded onto the bus in the high order 4 bit positions When the 8-bit register OUTR is loaded from the bus, the data comes from the low order 8 bits on the bus 0 0 0x 0 0 1AR 0 1 0PC 0 1 1DR 1 0 0AC 1 0 1IR 1 1 0TR 1 1 1Memory S 2 S 1 S 0 Register