Lecture 9.0 Silicon Oxidation/Diffusion/Implantation.

Slides:



Advertisements
Similar presentations
Diffusion (continued)
Advertisements

6.1 Transistor Operation 6.2 The Junction FET
FABRICATION PROCESSES
Introduction to Plasma-Surface Interactions Lecture 6 Divertors.
Chapter 6 Diffusion in Solids.
Lecture #5 OUTLINE Intrinsic Fermi level Determination of E F Degenerately doped semiconductor Carrier properties Carrier drift Read: Sections 2.5, 3.1.
Fick’s Laws Combining the continuity equation with the first law, we obtain Fick’s second law:
CMOS Fabrication EMT 251.
Machine Tools And Devices For Special Technologies Semiconductive component manufacturing Slovak University of Technology Faculty of Material Science and.
ECE/ChE 4752: Microelectronics Processing Laboratory
Section 4: Thermal Oxidation
1 Microelectronics Processing Course - J. Salzman - Jan Microelectronics Processing Oxidation.
OXIDATION- Overview  Process Types  Details of Thermal Oxidation  Models  Relevant Issues.
Fabrication of p-n junction in Si Silicon wafer [1-0-0] Type: N Dopant: P Resistivity: Ω-cm Thickness: µm.
Microelectronics Processing
For the exclusive use of adopters of the book Introduction to Microelectronic Fabrication, Second Edition by Richard C. Jaeger. ISBN © 2002.
MSE-630 Dopant Diffusion Topics: Doping methods Resistivity and Resistivity/square Dopant Diffusion Calculations -Gaussian solutions -Error function solutions.
ECE/ChE 4752: Microelectronics Processing Laboratory
Lecture 11.0 Etching. Etching Patterned –Material Selectivity is Important!! Un-patterned.
Chapter 8 Ion Implantation Instructor: Prof. Masoud Agah
ECE/ChE 4752: Microelectronics Processing Laboratory
Ion Implantation Topics: Deposition methods Implant
Section 6: Ion Implantation
Chapter 8 Ion Implantation
Lecture 12.0 Deposition. Materials Deposited Dielectrics –SiO2, BSG Metals –W, Cu, Al Semiconductors –Poly silicon (doped) Barrier Layers –Nitrides (TaN,
Fabrication of Active Matrix (STEM) Detectors
Centre de Toulouse Radiation interaction with matter 1.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication  Silicon Ingots  Wafers  Chip Fabrication Steps (FEOL, BEOL)  Processing Categories 
Lecture 2.0 Thermodynamics in Chip Processing Terry Ring.
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
Diffusion of O 2 and H 2 O in SiO 2 What the semiconductor community learned from the oxidation of silicon Deal-Grove * analysis * Andy Grove, early work.
Gas-to Solid Processing surface Heat Treating Carburizing is a surface heat treating process in which the carbon content of the surface of.
SEMINAR ON IC FABRICATION MD.ASLAM ADM NO:05-125,ETC/2008.
I.C. Technology Processing Course Trinity College Dublin.
SEMINAR PRESENTATION ON IC FABRICATION PROCESS
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #3. Diffusion  Introduction  Diffusion Process  Diffusion Mechanisms  Why Diffusion?  Diffusion Technology.
Solid State Electronic Devices Ch. 5. Junctions Prof. Yun-Heub Song.
Introduction Amorphous arrangement of atoms means that there is a possibility that multiple Si atoms will be connected Amorphous arrangement of atoms means.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #4. Ion Implantation  Introduction  Ion Implantation Process  Advantages Compared to Diffusion  Disadvantages.
Thermal doping review example This presentation is partially animated. Only use the control panel at the bottom of screen to review what you have seen.
Introduction EE1411 Manufacturing Process. EE1412 What is a Semiconductor? Low resistivity => “conductor” High resistivity => “insulator” Intermediate.
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
Junction Formation The position of the junction for a limited source diffused impurity in a constant background is given by The position of the junction.
Dean P. Neikirk © 1999, last update February 4, Dept. of ECE, Univ. of Texas at Austin Ion Implantation alternative to diffusion for the introduction.
Lecture 8.0 Silicon Crystal Growth. Silicon Mfg. - old Produce Silicon metal bar Zone Refining – n times –To get purity Cut off impure end Use pieces.
Research Paper. Chapter 7: DOPANT DIFFUSION DOPANT DIFFUSION Introduction Introduction Basic Concepts Basic Concepts –Dopant solid solubility –Macroscopic.
© 2004 Dieter Ast, Edwin Kan This material has been edited for class presentation. Ion Implantation: The most controlled way to introduce dopants into.
CMOS Fabrication EMT 251.
Doping. 고려대학교 Center for MNB Sensor Technology 166.
Ion Implantation CEC, Inha University Chi-Ok Hwang.
CHAPTER 5 ION IMPLANTATION In ion implantation, ionized impurity atoms are accelerated through an electrostatic field and strike the surface of the wafer.
Solid State Devices EE 3311 SMU
Mass Transfer transport of one constituent from a region of higher concentration to that of a lower concentration.
서강대학교 기계공학과 최범규(Choi, Bumkyoo)
CMOS Fabrication CMOS transistors are fabricated on silicon wafer
Fabrication Process terms
Etching Processes for Microsystems Fabrication
Prof. Jang-Ung Park (박장웅)
EE 5340 Semiconductor Device Theory Lecture 7 - Fall 2010
VLSI System Design LEC3.1 CMOS FABRICATION REVIEW
Chapter 8 Ion Implantation
Example Design a B diffusion for a CMOS tub such that s=900/sq, xj=3m, and CB=11015/cc First, we calculate the average conductivity We cannot calculate.
Section 7: Diffusion Jaeger Chapter 4 EE143 – Ali Javey.
Silicon Wafer cm (5’’- 8’’) mm
Lecture 9.1 Building a FET.
Chapter 7: DOPANT DIFFUSION
Silicon Oxidation/Diffusion/Implantation
Basic Planar Process 1. Silicon wafer (substrate) preparation
Presentation transcript:

Lecture 9.0 Silicon Oxidation/Diffusion/Implantation

Silicon Oxidation Reactor –Furnace at T=850C –Pure Oxygen Si + O 2  SiO 2 Kinetics –BL-Mass Transfer J=K g (C A -0) –SS-Diffusion J=D O-SiO2 (dC/dx) –Heat Transfer BL, q=h(T 1 -T) Solid, q=k SiO2 (dT/dx) –J=q/  H rxn  G rxn <0, Spontaneous

Kinetics Thickness –Linear Rate Reaction Control –First Order BL-MT Control BL-HT Control –Parabolic Rate Product diffusion Control Product heat transfer Control J =(dx/dt)  SiO2 /MW SiO2

Thickness Experiments Parabolic Rate –Derive it! –dx 2 /dt=2K K=K o exp(-E a /R g T) t=0 x=  at t=  –Very common!! Slow Solid State Diffusion Slow Heat Conduction

Field Oxide Thick oxide –Oxygen –Steam High Temperature Reaction

Diffusion Deposition of B or P on surface Heat and Hold for period of time –Solid State Diffusion –dC/dt=D d 2 C/dx 2 C=C o at x=0 C=0 at x=  –C=C o (1-erf[x/  (4Dt)]) Etch excess B or P from surface

Concentration Profile time

Diffusion Coefficient Self Diffusion –D*=D o exp(-E a /R g T) Diffusion of A in B Depends on A and matrix B –D AB =(D* A X B + D* B X A ) (d ln [a A ]/d ln [X A ]) –d ln [a A ]/d ln [X A ] = 1+ (d ln [  A ]/d ln [X A ]) –d ln [a A ]/d ln [X A ] ~ 1 for ideal solutions And D AB =(D* A X B + D* B X A ) = (D* A (1-X A ) + D* B X A ) Note Concentration dependence!! D AB ~D* A when X A ~0, the dilute solution limit – Good for dopants

Implantation Energy Loss Stopping of Ion –Nuclear cross section, S n (E) –Electronic cross section, S e (E) –ρ T = atomic density of target (#/cc)

Average Range Integration of Energy Loss equation

Implantation Create Ions in Vacuum Accelerate in Electric Field

Implantation Impinge onto Silicon Surface Knock out Si ion(s) –Charge Balance Travel deep into Silicon

Implantation Effect of Ion Mass M i >M Si M i <M Si

Implant Depth Depth Increases with Energy

Implantation Straggle Increases with Energy

Implantation Concentration Profile Probability Based N(x)=N max exp[(x-x ave ) 2 /2  x 2 ] N max =(N dose /[  (2  )  x ])~(0.4 N dose /  x ) N dose =Q dose /e Q dose = current applied/cm 2 σ x = standard deviation of projected range

Implantation Through Slit Slit opening = a N(x) =projected range formula ΔR  = transverse straggle

Mask Thickness To effectively prevent ions penetrating in thick zone Relatively thick Oxide Protection layer Patterned Thinning (etching) of Oxide Protection layer over implantation zone Remove oxide layer with impurities inside

Mask Thickness Transmission through mask –T=1/2 erfc[( x-x ave )/  2  x ] To stop 99.99% of implanted materials, T=10 -4 Solve for x, the thickness to stop 99.99% of ions.

SiO 2 Mask Thickness

Si 3 N 4 Mask Thickness

Photoresist Mask Thickness

Implant Depth Depth Increases with Energy

Diffusion of Implanted Dopants Diffusion Furnace or Laser Heat Treatment –Solid State Diffusion –dC/dt = C T d/dz ( D AB dX A /dz ) C=C o (z) = C T X A (z) at z=0 C=0 at z=  –D AB =(D* A X B + D* B X A ) (d ln [a A ]/d ln [X A ]) –Interdiffusion or mutual diffusion coefficient

Laser Annealing