ECE 320 Homework #4 1. Using 8 data input selector logic (MUX), implement the following two functions: a) F(A,B,C)=S 0 S 2 S 3 S 5 b) F(A,B,C,D)=P 0 +P.

Slides:



Advertisements
Similar presentations
ADDER, HALF ADDER & FULL ADDER
Advertisements

1 The 2-to-4 decoder is a block which decodes the 2-bit binary inputs and produces four output All but one outputs are zero One output corresponding to.
Digital Circuits. Review – Getting the truth table The first step in designing a digital circuit usually is to get the truth table. That is, for every.
Combinational Circuits
System Digital Encoder, Decoder, and Contoh Penerapanya.
التصميم المنطقي Second Course
CSE-221 Digital Logic Design (DLD)
Binary Subtraction Section 3-9 Mano & Kime. Binary Subtraction Review from CSE 171 Two’s Complement Negative Numbers Binary Adder-Subtractors 4-bit Adder/Subtractor.
Homework Reading Machine Projects Labs
Part 2: DESIGN CIRCUIT. LOGIC CIRCUIT DESIGN x y z F F = x + y’z x y z F Truth Table Boolean Function.
Logic Gates Combinational Circuits
CS 105 Digital Logic Design
ECE 3130 – Digital Electronics and Design Lab 3 Multiplexers, Parity Generators, and Boolean functions using MUX Fall 2012 Allan Guan.
9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexers.
Combinational Logic Design
Logical Circuit Design Week 8: Arithmetic Circuits Mentor Hamiti, MSc Office ,
Dr. Ahmed El-Bialy, Dr. Sahar Fawzy Combinational Circuits Dr. Ahmed El-Bialy Dr. Sahar Fawzy.
ECE 3130 – Digital Electronics and Design
Combinational Logic. Outline 4.1 Introduction 4.2 Combinational Circuits 4.3 Analysis Procedure 4.4 Design Procedure 4.5 Binary Adder- Subtractor 4.6.
MSI Devices M. Mano & C. Kime: Logic and Computer Design Fundamentals (Chapter 5) Dr. Costas Kyriacou and Dr. Konstantinos Tatas ACOE161 - Digital Logic.
ADDERS Half Adders Recall that the basic rules of binary addition are as indicated below in Table 2-9. A circuit known as the half-adder carries out these.
Functions of Combinational Logic
ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Adders, subtractors, ALUs.
9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexer Circuits.
Digital Logic Structures: Chapter 3 COMP 2610 Dr. James Money COMP
Universal college of engineering & technology. .By Harsh Patel)
1 Ethics of Computing MONT 113G, Spring 2012 Session 5 Binary Addition.
Combinational Circuits
CS 105 DIGITAL LOGIC DESIGN Chapter 4 Combinational Logic 1.
Digital Logic Structures: Chapter 3 COMP 2610 Dr. James Money COMP
ECE 320 Homework #3 1. Simplify the Boolean function F using the don’t care conditions d, in both S.O.P. and P.O.S. form: a) F=A’B’D’+A’CD+A’BC d=A’BC’D+ACD+AB’D’
COMBINATIONAL LOGIC.
1 Fundamentals of Computer Science Combinational Circuits.
Digital Design Lecture 8 Combinatorial Logic (Continued)
ECE 3110: Introduction to Digital Systems Chapter 5 Combinational Logic Design Practices Adders,subtractors, ALUs.
C OMBINATIONAL L OGIC D ESIGN 1 Eng.Maha AlGubali.
Electrical Engineering Engineering the Future Digital Circuits Fundamentals Hands-on Full-Adder Simulation (afternoon)
Logic Design (CE1111 ) Lecture 4 (Chapter 4) Combinational Logic Prepared by Dr. Lamiaa Elshenawy 1.
Decoders A decoder is a logic circuit that detects the presence of a specific combination of bits at its input. Two simple decoders that detect the presence.
Chapter 36 Combinational Logic Circuits. Objectives After completing this chapter, you will be able to: –Describe the functions of encoders, decoders,
ACOE161 (Spring2007)MSI Devices1 Revision on MSI Devices M. Mano & C. Kime: Logic and Computer Design Fundamentals (Chapter 5)
Decoder Chapter 12 Subject: Digital System Year: 2009.
Combinational Circuits
ECE 3130 Digital Electronics and Design
Multiplexer.
Combinational Circuits
Homework Reading Machine Projects Labs
Part 4 Combinational Logic.
Combinational Logic Logic circuits for digital systems may be combinational or sequential. A combinational circuit consists of input variables, logic gates,
Combinational Circuit Design
Reference: Moris Mano 4th Edition Chapter 4
Chapter 4 Combinational Logic
FIGURE 4.1 Block diagram of combinational circuit
HALF ADDER FULL ADDER Half Subtractor.
Ch 4. Combinational logic
Number Systems and Circuits for Addition
13 Digital Logic Circuits.
Adders and Subtractors
Homework Reading Machine Projects Labs
DIGITAL ELECTRONICS B.SC FY
Multiple function unit design
Table 1.1 Powers of Two.
Combinational Circuits
Chapter-4 Combinational Logic
LOGIC Circuits.
Adder, Subtructer, Encoder, Decoder, Multiplexer, Demultiplexer
Digital Circuits.
Arithmetic Circuits.
Half & Full Subtractor Half Subtractor Full Subtractor.
Half & Full Subtractor Half Subtractor Full Subtractor.
Presentation transcript:

ECE 320 Homework #4 1. Using 8 data input selector logic (MUX), implement the following two functions: a) F(A,B,C)=S 0 S 2 S 3 S 5 b) F(A,B,C,D)=P 0 +P 1 +P 5 +P 7 +P 8 +P 10 +P 14 +P Using 3/8 binary decoder, implement the following function: F(A,B,C)=P 0 +P 2 +P 3 +P 5 3. Using 4x1 MUX’s implement the following functions: a) F(A,B,C)=P 0 +P 5 +P 6 +P 7 b) F(A,B,C)=S 1 S 3 S 4 S 6 c) F(A,B,C,D)=P 0 +P 3 +P 5 +P … +P 13 +P Design an encoder that will encode ten decimal digits into their excess-3 code.

ECE 320 Homework #4 5. Design the full adder/subtractor shown in Figure below. There are four inputs (A i, B i, CB i and F) and two outputs (SD and CB 0 ). The input F is a control signal such that when F=0 the circuit works as a full adder: A i and B i represent the two bits to be added. Cb i represents the input carry. SD represents the output sum. CB 0 represents the output carry and when F=1 the circuit works as a full subtractor and: A i and B i represent the two binary bits to be subtracted. CB i represents the input borrow. SD represents the output difference. CB 0 represents the output borrow. Implement the circuit using the minimum number of gates.

ECE 320 Homework #4 AiAi BiBi F SD CB i CB 0 Adder/Subtractor