CMS FED Testing Update 31-05-2002 M. Noy Imperial College Silicon Group.

Slides:



Advertisements
Similar presentations
Pixel Chip Testing S. Easo, RAL Current Status of the Pixel Chip Testing. Plans for an LHCb Test Setup at CERN.
Advertisements

02/06/2014James Leaver Slink Transition Card. 02/06/2014James Leaver Slink Transition Card Simple 6U board: –Provides interface between FED and Slink.
20/Oct./2000 CF IEEE NSS 2000 at Lyon,France 1 An MWPC Readout Chip for High Rate Environment Introduction ASIC Structure & Fabrication ASIC Evaluation.
1Domenico Di Filippo CHANTI Update and High rate effects Fabio Ambrosino, Tiziana Capussela, Michele Corvino (B.Sc.), Domenico Di Filippo, Paolo Massarotti,
M. Noy. Imperial College London Calice MAPS Adapter Card Review M. Noy 26 th June 2007.
Adding electronic noise and pedestals to the CALICE simulation LCWS 19 – 23 rd April Catherine Fry (working with D Bowerman) Imperial College London.
28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.
Status of Oxford Setup Matthew Chalk, Erik Devetak, Johan Fopma, Brian Hawes, Ben Jeffery, Nikhil Kundu, Andrei Nomerotski University of Oxford ( 18 August.
The first testing of the CERC and PCB Version II with cosmic rays Catherine Fry Imperial College London CALICE Meeting, CERN 28 th – 29 th June 2004 Prototype.
Effects of Duty Cycle Variation of ‘BX’ at PP end of 100m cable March 1, 2005 Mitch Newcomer.
27 th May 2004Daniel Bowerman1 Dan Bowerman Imperial College 27 th May 2004 Status of the Calice Electromagnetic Calorimeter.
Development of novel R/O electronics for LAr detectors Max Hess Controller ADC Data Reduction Ethernet 10/100Mbit Host Detector typical block.
October, 2004CMS Tracker Week1 APV settings at cold temperatures Objective: provide recommendations for APV I2C settings for cold operation, for test beam.
© 2001 By Default! A Free sample background from Slide 1 Gigabit Optical Ethernet ECE 4006C – Spring 2002 – G1 Team Ryan.
Oct, 2000CMS Tracker Electronics1 APV25s1 STATUS Testing started beginning September 1 wafer cut, others left for probing 10 chips mounted on test boards.
LECC2004: Performance of the CMS Silicon Tracker FED: Greg Iles13 September Performance of the CMS Silicon Tracker Front-End Driver 10th Workshop.
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
Telefunken LVDS/M-LVDS as an alternative to RS-485/422.
1 UA9 September 2010 test beam Si telescope hardware status Mark Raymond – 3/9/10.
SBS meeting VETROC application for Cerenkov triggering Alexandre Camsonne March 18 th 2015.
Instrumentation Department John Coughlan Rutherford Appleton Laboratory14 November 2002 CMS Tracker Readout Effort Requirements in Instrumentation Department.
SPIE, PA-IVKrzysztof Czuba1 Improved fiber-optic link for the phase reference distribution system for the TESLA technology based projects Krzysztof.
Design studies of a low power serial data link for a possible upgrade of the CMS pixel detector Beat Meier, Paul Scherrer Institut PSI TWEPP 2008.
B.Satyanarayana, TIFR, Mumbai. Architecture of front-end ASIC INO Collaboration Meeting VECC, Kolkata July 11-13, Amp_out 8:1 Analog Multiplexer.
FADC progress in Vienna Reported by H.Ishino for Vienna FADC group M.Pernicka and H.Steininger.
25th June, 2003CMS Ecal MGPA first results1 MGPA first results testing begun 29 th May on bare die (packaging still underway) two chips looked at so far.
NA62 Gigatracker Working Group Meeting 23 March 2010 Massimiliano Fiorini CERN.
Instrumentation DepartmentCCLRC Rutherford Appleton Laboratory28 March 2003 FED Project Plan 2003 FED Project aiming to satisfy 2 demands/timescales: Module.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
16th July 2003Tracker WeekJohn Coughlan et. al.FED-UK Group Final FED Progress Report CMS Tracker Week 16th July 2003.
Final FED 1 Testing Set Up Testing idea and current status Preliminary results Future development Summary M. Noy
Update on final LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.
Costas Foudas, The Tracker Interface to TCS, The CMS Silicon Tracker FED Crates What goes in the FED Crates ? What do we do about the VME controller.
5 February 2003Paul Dauncey - Calice Status1 CALICE Status Paul Dauncey Imperial College London For the CALICE-UK groups: Birmingham, Cambridge, Imperial,
SoLiD/PVDIS DAQ Alexandre Camsonne. DAQ limitations Electronics Data transfer.
Trigger Meeting: Greg Iles5 March The APV Emulator (APVE) Task 1. –The APV25 has a 10 event buffer in de-convolution mode. –Readout of an event =
24th October 2003 M. Noy, Imperial College London0 M. Noy FED Project Status.
1 The Link-On-Chip (LOC) Project at SMU 1.Overview. 2.Status 3.Current work on LOCs6. 4.Plan and summary Jingbo Ye Department of Physics SMU Dallas, Texas.
PSI - 11 Feb Status of the electronic systems of the MEG Experiment.
FED V1 Pulse Shape Issues System Meeting, CERN 14 th -16 th October 2003 M. Noy Imperial College London Pulse Shape Issues for the Tracker FED M. Noy Imperial.
1 UA9 telescope first ideas Rome – 12/3/2010 Mark Raymond –
FED 9U Analog Characterization Stefanos Dris CERN & Imperial College.
11 October 2002Paul Dauncey - CDR Introduction1 CDR Introduction and Overview Paul Dauncey Imperial College London.
Krzysztof Czuba1 REFERENCE FREQUENCY DISTRIBUTION SYSTEM FOR THE TESLA TECHNOLOGY BASED PROJECTS Krzysztof Czuba Matthias Felber.
PXL timing There are two asynchronous systems. STAR PXL RDO L0 trigger L0 detectors Physics collision Trigger processing TCD distribution 1.5 us TBD RDO.
Predicting the In-System Performance of the CMS Tracker Analog Readout Optical Links Stefanos Dris CERN & Imperial College, London.
CMS FED Testing Update M. Noy & J. Leaver Imperial College Silicon Group.
LECC2004: Performance of the CMS Silicon Tracker FED: Greg Iles13 September Performance of the CMS Silicon Tracker Front-End Driver 10th Workshop.
Tracker Week February presented by John Coughlan RAL FED Status FEDv2 Testing Pre-Series Manufacture Final Production.
FED Temperature Measurements: Greg Iles31 March FED temperature measurements –Will components on FED exceed operating temperature in CMS? Analogue.
J. Ye SMU Joint ATLAS-CMS Opto-electronics working group, April 10-11, 2008 CERN 1 Test Results on LOC1 and Design considerations for LOC2 LOC1 test results:
General Tracker Meeting: Greg Iles4 December Status of the APV Emulator (APVE) First what whyhow –Reminder of what the APVE is, why we need it and.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
ESDG Mtg 15th April CMS-FED Production FEDv1 Productions Jan 2003 : 2 boards. Working. June 2003 : 3.
Digitization System R&D for APV25 Xinglong Li China Institute of Atomic Energy ( 中国原子能科学研究院 )
LECC2003: The 96 Chann FED Tester: Greg Iles30 September The 96 channel FED Tester Outline: (1) Background (2) Requirements of the FED Tester (3)
LHCb Outer Tracker Upgrade Actel FPGA based Architecture 117 januari 2013 Outline ◦ Front end box Architecture ◦ Actel TDC ◦ Data GBT interface ◦ Data.
MECH 373 Instrumentation and Measurements
Analysis of LumiCal data from the 2010 testbeam
Status of DHP prototypes
vXS fPGA-based Time to Digital Converter (vfTDC)
Production Firmware - status Components TOTFED - status
Readout System of the CMS Pixel Detector
Differential Op - Amplifier TIM. 1 Introduction 2 Differential Amplifier: 2.1 Input Resistances: 2.2 Differential Gain: 2.3 Common Mode Input: 2.4 Common.
Calorimeter Upgrade Meeting
VELO readout On detector electronics Off detector electronics to DAQ
Eye Diagrams 101 “The Basics” Jonathan Nerger Applications Engineer
Optical links in the 25ns test beam
The CMS Tracking Readout and Front End Driver Testing
BUCKEYE has internal shift register which controls calibration
Presentation transcript:

CMS FED Testing Update M. Noy Imperial College Silicon Group

CMS FED Testing Currently: SEQSI LVDS LVTTL DAC Evaluation board UTP Opto- Tx Optical Fibre Opto- Rx I2C master I2C control Coax 8 bit oscilloscope GPIB VME PC LVDS  LVTTL Line driver + (optional) level shift Network I2C slave

CMS FED Testing Picture of the DAC evaluation board DAC Line driver UTP out LVTTL data in, from level converter

CMS FED Testing Picture of the key link components Opto-Tx Opto-Rx I2C cable Single ended output to scope UTP from DAC/line driver Optical fibre

CMS FED Testing DAC scope UTP V out Opto-Tx DAC Evaluation Board Line driver Opto-Rx

CMS FED Testing Signal before the link  200mV (V + -V - =400mV ) differential signal with no offset. higher bandwidth  ringing and faster rise/fall time. Time scale is relative to the scope trigger point on all plots.

CMS FED Testing Signal after the link Single ended, with offset. No ringing but slower rise/fall times

CMS FED Testing Signal noise/jitter after the link Note:no scale on the width of the line. This is an impression of the infinite persistence scope trace => spread unknown. (Measurements are real).

CMS FED Testing Rise time, 10% to 90% of full scale.

CMS FED Testing Fall time 90% to 10% of full scale

CMS FED Testing Linearity: link is being operated in the linear region of the Tx/Rx Settings: x0, x1, x2, x3, x4, x5=0,0,0,0,1 (recommended by CERN)

CMS FED Testing Sample APV25 pair of multiplexed frames with simulated 1 MIP signal

CMS FED Testing Multiplexed APV25 header with zero pipeline address 6 start bits pipeline address (16 bits) 2 error bits 2x12x25ns bits =

CMS FED Testing Zoom in of the 1 MIP signal upon its pedestal Approx: Pedestal value here is 509 lsbs, 4096 levels in 405mV  0.099mV/lsb 1 MIP  4096/8=512 lsbs  Total signal =570+(405/4096)*( ) = *1021=671mV

CMS FED Testing Summary Have a complete working single fibre, possible to drive 4 with identical signals using the current Opto-Tx. Possible to obtain a further 2 of the 4 channel prototypes from CERN  complete 12 channels could in principle be driven with identical signals. Work is in progress to produce an application specific version of the SEQSI simpler operation longer RAM pipeline clean/synchronous stop from VME possible stepping through

Future Work Have 1 (untested) Opto-Rx emulator to drive the analogue stage of the FED directly over copper (I.e. eliminating the optical link) Temperature: have observed significant temperature variation of the signal =>Define the laser temperature stability requirements for testing Verify DAC Linearity: Summer student More thought into a test vectors and their comparison with the FED output CMS FED Testing