Process Sequence: Pressure-Actuated Valve ENMA490 October 14, 2003.

Slides:



Advertisements
Similar presentations
Process Flow : Overhead and Cross Section Views ( Diagrams courtesy of Mr. Bryant Colwill ) Grey=Si, Blue=Silicon Dioxide, Red=Photoresist, Purple= Phosphorus.
Advertisements

Fabrication pH Electrode Using Lift-Off Method and Electrodeposition Presented by Na Zhang.
VLSI Design Lecture 2: Basic Fabrication Steps and Layout
PDMS processing & devices. 2 nd master PDMS 1 st master PDMS control channel active channel PDMS 3 rd substrate.
Metamaterials Zaven Kalfayan Lindsay Hunting Phyllis Xu Joy Perkinson.
Lithography – Basic Concept
Photolithography. Outline Motivation History  Photolithography Methods and Theories  Preparation and Priming  Spin-Coating  Photoresists  Soft-baking.
Adhesive Bonding with SU-8
Prototype Showcase  What is a metamaterial?  How our 2-D sample was created  How our phase mask was created  SEM images of 2-D sample and phase mask.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
Microfluidic Valve Innovation Jo Falls Porter, RET Fellow 2009 West Aurora High School RET Mentor: Dr. David T. Eddington, PhD NSF- RET Program Introduction.
Fabrication of p-n junction in Si Silicon wafer [1-0-0] Type: N Dopant: P Resistivity: Ω-cm Thickness: µm.
Design and Implementation of VLSI Systems (EN1600) lecture04 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Sedra/Prentice.
Soft Lithography Practicum MAE 165 Spring 2010 Professor Madou Tuesday Group: Jeff Draper Amanda Evans David Szeto.
1 N/P-Channel MOSFET Fabrication By Assoc. Prof Dr. Uda Hashim School of Microelectronic Enginnering KUKUM FOX N-Well Arsenic Implant LDD As+ S/D Implant.
Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Sedra/Prentice Hall, Saint/McGrawHill,
Zarelab Guide to Microfluidic Lithography Author: Eric Hall, 02/03/09.
ACTFEL Alternating Current Thin Film Electroluminescent Lamps.
SOIMUMPs Process Flow Keith Miller Foundry Process Engineer.
Device Fabrication Example
Basic Silicone Chemistry (II)
Lecture 4 Photolithography.
Microfluidics: Catalytic Pumping Systems Paul Longwell Hollidaysburg Area High School Summer 2005.
L OUISIANA T ECH U NIVERSITY FRESHMAN ENGINEERING PROGRAM RESISTANCE TEMPERATURE DETECTOR (RTD) PROJECT Dr. Hisham E. Hegab College of Engineering & Science.
Micro-fabrication.
CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.
Device Design: Stage 2 (Modified Microchannel Design) Device Objective –To test the viability of a two-level passive micro-fluidic device Modifications.
Prototyping Techniques: Soft Lithography
Nano/Micro Electro-Mechanical Systems (N/MEMS) Osama O. Awadelkarim Jefferson Science Fellow and Science Advisor U. S. Department of State & Professor.
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
Introduction to CMOS VLSI Design CMOS Fabrication and Layout Harris, 2004 Updated by Li Chen, 2010.
ME342 Jennifer Blundo Gretchen Chua Yong-Lae Park Ali Rastegar
BioMEMS Device Fabrication Procedure Theresa Valentine 8/19/03.
Device Design: Stage 2 (Modified Microchannel Design) Device Objective –To test the viability of a two-level passive micro-fluidic device Modifications.
Microcontact Printing
Presenter Name Facility Name Ultra Thin CCD detectors for particle physics experiments.
Fabrication of Suspended Nanowire Structures Jason Mast & Xuan Gao
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
#4 (Oct. 22) Photolithgraphy -What is photolithgraphy? -Thin-film patterning using phtolithgraphy -Applications of photolithgraphy -Trends in minimum pattern.
ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.
NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities.
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
Stage st Trial Problems Thickness of PDMS layers Interconnects Delamination Air bubbles.
LITHOGRAPHY IN THE TOP-DOWN PROCESS - BASICS
CMOS VLSI Fabrication.
Multilayer Microfluidics ENMA490 Fall 2003 Brought to you by: S. Beatty, C. Brooks, S. Dean, M. Hanna, D. Janiak, C. Kung, J. Ni, B. Sadowski, A. Samuel,
CMOS FABRICATION.
MICROCHANNEL DESIGN ISSUES Susan Beatty Anne Samuel Kunal Thaker.
Fabrication Process PDMS Electrode Array ME342 MEMS Laboratory Jennifer Blundo Gretchen Chua Yong-Lae Park Ali Rastegar.
Fab - Step 1 Take SOI Wafer Top view Side view Si substrate SiO2 – 2 um Si confidential.
Multilayer Microfluidics ENMA490 Fall 2003 Brought to you by: S. Beatty, C. Brooks, S. Dean, M. Hanna, D. Janiak, C. Kung, J. Ni, B. Sadowski, A. Samuel,
Definition History Fabrication process Advantages Disadvantages Applications.
Multilayer Microfluidics ENMA490 Fall 2003 Brought to you by: S. Beatty, C. Brooks, S. Dean, M. Hanna, D. Janiak, C. Kung, J. Ni, B. Sadowski, A. Samuel,
Utah Nanofab Design Review Meeting Device Architecture (Top View Layout and Layer Cross Section) Recipes & Settings Standard Concept Equipment & Tools.
CMOS Fabrication CMOS transistors are fabricated on silicon wafer
Mask Design for Molds.
Manufacturing Process I
Chapter 1 & Chapter 3.
MEMS 설계제작 Project Method of Wafer patterning.
VLSI System Design LEC3.1 CMOS FABRICATION REVIEW
Silicon Wafer cm (5’’- 8’’) mm
BioMEMS Device Fabrication Procedure
Device Design: Stage 2 (Modified Microchannel Design)
Manufacturing Process I
Device Design: Stage 2 (Modified Microchannel Design)
LITHOGRAPHY Lithography is the process of imprinting a geometric pattern from a mask onto a thin layer of material called a resist which is a radiation.
Applications and Acknowledgements
Manufacturing Process I
Photolithography.
Mask Design for Molds.
Presentation transcript:

Process Sequence: Pressure-Actuated Valve ENMA490 October 14, 2003

Outline Wafer 1 Fabrication –Silicon Substrate –SU-8 Bottom Fluid Layer –PDMS Gas Layer –PDMS Thin Flex Layer –Wafer 1 Layer Integration Wafer 2 Fabrication –Pyrex Substrate –SU-8 Cover Layer –SU-8 Top Fluid Layer Integration of Wafer 1 and Wafer 2 PDMS Layer Removal and Attachment Pyrex Substrate SU-8 Cover Layer PDMS Thin Flex Layer PDMS Gas Layer SU-8 Bottom Fluid Layer Substrate (Si) FINAL RESULT Wafer 1 Wafer 2 SU-8 Top Fluid Layer

Wafer 1: Process Sequence Silicon Substrate SU-8 Bottom Fluid Layer Start with a 4” diameter Silicon Wafer. Spin on SU-8 photoresist (orange). Pre-bake at 95°C. Silicon Align wafer with Mask 1 –Bottom Fluid Layer Mask. Expose SU-8 to UV light. Post-bake at 95°C. STEP 1 STEP 3 STEP 2 SU-8 Photoresist Develop SU-8 in SU-8 developer. STEP 4

Wafer 1: Process Sequence PDMS Gas Layer STEP 1 STEP 2 STEP 3 SU-8 Photoresist Spin on SU-8 photoresist (orange). Pre-bake at 95°C. Align wafer with Mask 2 –Gas Layer Mask. Expose SU-8 to UV light. Post-bake at 95°C. STEP 4 Develop SU-8 in SU-8 developer. Dip wafer in 0.1 M sodium dodecyl sulfate (SDS) adhesion barrier and let dry naturally. STEP 5 Mix PDMS (Sylgard 184, Dow-Corning) 10:1 with curing agent. Spin on PDMS (purple). Bake in box furnace for 2 h at 70°C. PDMS Silicon Start with a 4” diameter Silicon Wafer.

Wafer 1: Process Sequence PDMS Thin Flex Layer STEP 1 STEP 2 STEP 3 SU-8 Photoresist Spin on SU-8 photoresist (orange). Pre-bake at 95°C. Align wafer with Mask 3 –Thin Flex Layer Mask. Expose SU-8 to UV light. Post-bake at 95°C. STEP 4 Develop SU-8 in SU-8 developer. Dip wafer in 0.1 M sodium dodecyl sulfate (SDS) adhesion barrier and let dry naturally. STEP 5 Mix PDMS (Sylgard 184, Dow-Corning) 10:1 with curing agent. Spin on PDMS (purple). Bake in box furnace for 2 h at 70°C. PDMS Silicon Start with a 4” diameter Silicon Wafer.

Wafer 1: Layer Integration SiliconSU-8 Photoresist PDMS Take the Silicon substrate and SU-8 Bottom Fluid Layer. STEP 1 STEP 2 Align the PDMS Gas Layer on top of the SU-8 Bottom Fluid Layer. See Theresa’s Assembly Slide for PDMS layer removal and attachment STEP 3 Align the PDMS Thin Flex Layer on top of the PDMS Gas Layer. See Theresa’s Assembly Slide for PDMS layer removal and attachment PDMS Thin Flex Layer PDMS Gas Layer SU-8 Bottom Fluid Layer Substrate (Si) WAFER 1: COMPLETE

Wafer 2: Process Sequence Pyrex Substrate SU-8 Cover Layer Start with a 4” Pyrex Wafer and drill the required throughput holes in the wafer (use a barrier such as tape (on the bottom) to avoid problems in subsequent steps). STEP 2 Spin on SU-8 photoresist (orange). Pre-bake at 95°C. STEP 1 STEP 3 Align wafer with Mask 4–SU-8 Cover Layer Mask. Expose SU-8 to UV light. Post-bake at 95°C. SiliconSU-8 Photoresist Not exposed to UV-light (will be developed away).

Wafer 2: Process Sequence Adding SU-8 Top Fluid Layer SiliconSU-8 Photoresist STEP 1 Start with the wafer from the Pyrex Substrate and SU-8 Cover Layer Not exposed to UV-light (will be developed away). STEP 2 Spin on another layer of SU-8 photoresist (orange). Pre-bake at 95°C. STEP 3 Not exposed to UV-light (will be developed away). Align wafer with Mask 5–SU-8 Top Fluid Layer Mask. Expose SU-8 to UV light. Post-bake at 95°C. STEP 4 Develop SU-8 in SU-8 developer. Pyrex Substrate WAFER 2: COMPLETE

Integration of Wafer 1 and Wafer 2 PDMS Thin Flex Layer PDMS Gas Layer SU-8 Bottom Fluid Layer WAFER 1 Pyrex Substrate SU-8 Top Fluid Layer SU-8 Cover Layer WAFER 2 Inverted Pyrex Substrate SU-8 Top Fluid Layer SU-8 Cover Layer PDMS Thin Flex Layer PDMS Gas Layer SU-8 Bottom Fluid Layer Substrate (Si) FINAL RESULT Wafer 1 Wafer 2 Substrate (Si)

PDMS Layer Removal and Attachment *Theresa Valentine Gently loosen edges of cured PDMS with razor blade Submerge PDMS wafer in dish of methanol Hold one edge of PDMS with tweezers and gently pull from wafer (keeping in methanol as much as possible) Remove wafer from dish and allow PDMS to float Slide (electrode) wafer to be assembled under PDMS layer in dish Coarse align PDMS to wafer while in dish Remove wafer and PDMS from dish and align carefully by hand or under microscope, dropping methanol on if sticking occurs, then let dry. Materials: –Methanol Equipment: –Razor blade –Tweezers

Alternate Sequence In addition to the Process sequence described above, another mask set is being created to create the same design with all PDMS layers. The procedure is very similar, except the current SU-8 layers will not be patterned on the device itself, but will rather be used as a mold to create PDMS layers, which will then be removed and layered to create the device. Wafer 1 Fabrication –Silicon Substrate –PDMS Bottom Fluid Layer –PDMS Gas Layer –PDMS Thin Flex Layer Wafer 2 Fabrication –Pyrex Substrate –PDMS Cover Layer –PDMS Top Fluid Layer