Generating Toffoli Networks from ESOP Expressions Yasaman Sanaee Winter 2009 University of New Brunswick.

Slides:



Advertisements
Similar presentations
Logic Gates.
Advertisements

ELE 523E COMPUTATIONAL NANOELECTRONICS W3: Quantum Computing, 22/9/2014 FALL 2014 Mustafa Altun Electronics & Communication Engineering Istanbul Technical.
Realization of Incompletely Specified Reversible Functions Manjith Kumar Ying Wang Natalie Metzger Bala Iyer Marek Perkowski Portland Quantum Logic Group.
SYNTHESIS OF REVERSIBLE CIRCUITS WITH NO ANCILLA BITS FOR LARGE REVERSIBLE FUNCTIONS SPECIFIED WITH BIT EQUATIONS Nouraddin Alhagi, Maher Hawash, Marek.
Fuzzy Reversible Logic using Toffoli-like gates. Building reversible fuzzy Toffoli gate We have to design such gate that knowing P,Q,R we will be able.
A Transformation Based Algorithm for Reversible Logic Synthesis D. Michael Miller Dmitri Maslov Gerhard W. Dueck Design Automation Conference, 2003.
Quantum Error Correction SOURCES: Michele Mosca Daniel Gottesman Richard Spillman Andrew Landahl.
08/07/041 CSE-221 Digital Logic Design (DLD) Lecture-8:
Derivatives of Perkowski’s Gate k f2 g h t t De Vos gates  f1f1  A B P Q Feynman gates A B P f 2f 2  C Q R Toffoli gates Q P f 2 A C R B S D 0.
Reversible Circuit Synthesis Vivek Shende & Aditya Prasad.
Synthesis of Reversible Synchronous Counters Mozammel H. A. Khan East West University, Bangladesh Marek Perkowski Portland State University,
Introduction to Reversible Ckts Igor Markov University of Michigan Electrical Engineering & Computer Science.
How to realize many-input AND gates a 0 d c b X ab abc  X 0 acd  abc  X 0 cd We need just one row to create all three-input ANDs.
1 EE365 Three-state Outputs Encoders Multiplexers XOR gates.
Introduction to Quantum Logic 2002/10/08 Tuesday Jung-wook Kim.
Minimization Techniques for Reversible Logic Synthesis.
Introduction to Quantum logic (2) Yong-woo Choi.
AOI Logic Implementation © 2014 Project Lead The Way, Inc.Digital Electronics.
In a not gate, if the input is on(1) the output is off (0) and vice versa.
AOI Logic Implementation
 Arithmetic circuit  Addition  Subtraction  Division  Multiplication.
REVERSIBLE LOGIC SYNTHESIS. Overview of the Presentation 1. Introduction 2. Design of a Reversible Full-adder Circuit.
1 Cost Metrics for Reversible and Quantum Logic Synthesis Dmitri Maslov 1 D. Michael Miller 2 1 Dept. of ECE, McGill University 2 Dept. of CS, University.
What is an And Gate? It is a digital circuit that produce logical operations The logical operations are call Boolean logical Boolean operation consist.
Quantum Homomorphic Encryption
Digital Systems I EEC 180A Lecture 4 Bevan M. Baas.
AOI Logic Implementation
1 hardware of quantum computer 1. quantum registers 2. quantum gates.
1 A Novel Synthesis Algorithm for Reversible Circuits Mehdi Saeedi, Mehdi Sedighi*, Morteza Saheb Zamani {msaeedi, msedighi, aut.ac.ir.
4. Computer Maths and Logic 4.2 Boolean Logic Logic Circuits.
Background Motivation Implementation Conclusion 2.
NAND-NAND and NOR-NOR Circuits and Even and Odd Logic Functions
Weikang Qian. Outline Intersection Pattern and the Problem Motivation Solution 2.
Design of a Reversible Binary Coded Decimal Adder by Using Reversible 4-bit Parallel Adder Babu, H. M. H. Chowdhury, A.R, “Design of a reversible binary.
Quantum Computing Reversibility & Quantum Computing.
ELE 523E COMPUTATIONAL NANOELECTRONICS
NAND-NAND and NOR-NOR Circuits and Even and Odd Logic Functions ECE 301 – Digital Electronics.
1 Carry Lookahead Logic Carry Generate Gi = Ai Bi must generate carry when A = B = 1 Carry Propagate Pi = Ai xor Bi carry in will equal carry out here.
Logic Gates M. AL-Towaileb1. Introduction Boolean algebra is used to model the circuitry of electronic devices. Each input and each output of such a device.
16 Bit Logarithmic Converter Tinghao Liang and Sara Nadeau.
Garbage in Reversible Designs of Multiple Output Functions
CLASSICAL LOGIC SRFPGA layout With I/O pins.
Logic and Computer Design Fundamentals, Fifth Edition Mano | Kime | Martin Copyright ©2016, 2008, 2004 by Pearson Education, Inc. All rights reserved.
Output Grouping-Based Decomposition of Logic Functions Petr Fišer, Hana Kubátová Department of Computer Science and Engineering Czech Technical University.
AND Gate Inputs Output Input A (Switch) Input B (Switch) Output Y (Lamp) 0 (Open) 0 (OFF) A B Lamp.
Quantum Cost Calculation of Reversible Circuit Sajib Mitra MS/ Department of Computer Science and Engineering University of Dhaka
How does a Computer Add ? Logic Gates within chips: AND Gate A B Output OR Gate A B Output A B A B
Controlled- Controlled NOTControlled- Controlled NOT = Toffoli Gate.
Quantum Circuit Simplification Using Templates D. Maslov - University of Victoria, Canada G. W. Dueck - UNB, Canada C. Young - University of Victoria,
Templates for Toffoli Network Synthesis by Dmitri Maslov Gerhard W. Dueck Michael D. Miller.
BDD-based Synthesis of Reversible Logic for Large Functions Robert Wille Rolf Drechsler DAC’09 Presenter: Meng-yen Li.
A Synthesis Method for MVL Reversible Logic by 1 Department of Computer Science, University of Victoria, Canada M. Miller 1, G. Dueck 2, and D. Maslov.
Eng. Mai Z. Alyazji October, 2016
Logic Gates Practical Objective: to develop an understanding of logic circuits and truth tables.
A New Logic Synthesis, ExorBDS
Mohammad Gh. Alfailakawi, Imtiaz Ahmad, Suha Hamdan
Logic Gates.
Fredkin/Toffoli Templates for Reversible Logic Synthesis
Lecture 20: Combinatorial Circuits I
Introduction to Quantum logic (2)
AOI Logic Implementation
Gates Type AND denoted by X.Y OR denoted by X + Y NOR denoted by X + Y
GCSE Computer Science – Logic Gates & Boolean Expressions
Quantum Computation and Information Chap 1 Intro and Overview: p 28-58
Logic Gates Dr.Halimah Alshehri.
Binary Logic.
Fuzzy Reversible Logic using Toffoli-like gates
Eng. Ahmed M Bader El-Din October, 2018
Agenda Lecture Content: Combinatorial Circuits Boolean Algebras
Arithmatic Logic Unit (ALU). ALU Input Data :  A0-A3  B0-B3 Output Data :  F0 – F3.
Presentation transcript:

Generating Toffoli Networks from ESOP Expressions Yasaman Sanaee Winter 2009 University of New Brunswick

2 Outline Motivation Background –Reversible Logic –ESOP-based Toffoli gate cascade Our method –Shared ESOP cubes –Make Shared Toffoli Gate Cascade –Templates Future Work and Conclusion

3 Motivation Launder and Bennett Reversible Logic Applications 1) Quantum Computing/Computers 2) Optical Computing 3) Low Power CMOS How make a circuit from a logical function?

4 Reversible Logic Reversible Functions

5 Reversible Logic Reversible Gates Toffoli Gates Cascade of Gates ESOP cubes cube

6 Our Method Find shared cubes Reorder ESOP Generate Shared Toffoli gates

7 Our Method Reduce the number of Toffoli gates and Quantum Cost Converge High number of Not gates Solution? Template Matching

8 Our Method 21 Template 21 Circuit

9 Future Work and Conclusion Future Works: Template Matching Works for small number of input and outputs Some Transformation to reduce the number of NOTs Conclusion Converge Method to generate Toffoli gate cascade (even large number of input and output ) Optimization (Template Matching) Experimental Results

10 Questions?