Front End Board (16 channels) Superlayer Cross Section Frontend Enclosure HV cap board HV cap Board Signals from chamber wires go to HV cap board to be.

Slides:



Advertisements
Similar presentations
Davide Piccolo INFN Napoli Muon Annul Review Cern 15 September 2003 Chamber Production QA/QC MUON ANNUAL REVIEW On RESISTIVE PLATE CHMABERS CERN, 15 September.
Advertisements

Muon EDR: Chamber design M2/3 R1/2 16/04/20031T.Schneider/LHCb Muon EDR 1.General description - AW read out -Cathode pad read out -HV supply 2.Details.
The MAD chip: 4 channel preamplifier + discriminator.
M.PEGORARO Grounding Workshop 24th Jan 08 DT GROUNDING & SHIELDING Presented by A. BENVENUTI.
Building a Pressure/Temperature Weather Station (Sensor Pack) AEM 1905, Fall 2008.
Power supply cable Charge injection 3 channels readout (external cables to the scope) 3 channels readout (internal cables) Set up for reading two cards.
Mauro Raggi Status report on the new charged hodoscope for P326 Mauro Raggi for the HODO working group Perugia – Firenze 07/09/2005.
CLIQ power supply Integration. General view: -Schroff rack 19’’ 25U (500mm x 600mm x 1120mm). -2 fixed wheels +2 castor wheels with brake ⦰100mm.
RPC Trigger ESR Warsaw 08 July 2003 F. Loddo I.N.F.N. Bari Status report on RPC FEB production Status report on RPC Distribution Board Interfaces RPC-LB.
ST/PRM3-EU | | © Robert Bosch GmbH reserves all rights even in the event of industrial property rights. We reserve all rights of disposal such as copying.
The printed circuit board (PCB) design
C-Card and MMFE using the BNL Peak Finding ASIC (VMM1) Ken Johns, Joel Steinberg, Jason Veatch, Venkat Kaushik (U. Arizona)
Various Topics Related to FEB Liang Han, Ge Jin University of Science and Technology of China Dec.21,2013.
Choosing the right preamplifier/discriminator comparing advantages and drawbacks : NL-277-L (Nanometrics), ASD-8 (Cern) and MAD4 (INFN Italy) Our favorite:
ATLAS Tracker Upgrade Stave Collaboration Workshop Oxford 6-9 February 2012 ABC 130 Hybrid.
Objectives How Microcontroller works
18-Jan-021W. Karpinski System Test Design verification of petals and interconnect boards and control links without detectors a)mechanics b)electrical.
ISR Work Progress Report Muon Week April 10 th 2003 A. Benvenuti INFN Bologna.
12/Dec/2012SBS-Meeting1 of 24 Status of the Front Tracker GEM and INFN Electronics 2013 – Feb – 20 SBS Weekly Meeting GEM Assembling SRS – INFN Electronics.
Tray Factory Considerations Jean-Francois Genat UC LAPD Collaboration Meeting, June th 2010, Argonne. 1.
1 Module and stave interconnect Rev. sept. 29/08.
Anatoli Konoplyannikov Design and integration of HV, LED monitoring and calibration system for HCAL Overview of the subsystems design High voltage.
AIDA FEE64 development report August 2010 Progress after Texas CAD work Manufacturing 25th August
Straw Electronics status and preparation for the technical run NA62 workshop Siena.
M. Lo Vetere 1,2, S. Minutoli 1, E. Robutti 1 1 I.N.F.N Genova, via Dodecaneso, GENOVA (Italy); 2 University of GENOVA (Italy) The TOTEM T1.
LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.
1 Outer Tracker Front-End Layout Distribution of Signals and Bias NIKHEF/HeidelbergOctober 2002.
January 22, 1999SciFi L1 Trigger Review 1 Analog Hardware Front-end Board (CTT_FE) –Transmit (and split) the VLPC signal to the Multi-chip Modules –Discriminate.
Tariq J. Solaija, NCP Forward RPC EDR, Tariq Solaija Forward RPC EDR The Standard RPC for low  regions Tariq J. Solaija National Centre for.
Design of a readout system for RPCs Olu Amoda2 The LODEN Group The group is an association of Fermilab scientists who teamed up to build a cosmic ray.
HV-Splitter for RENO Project S. Stepanyan, 김우영 경북대학교 Y.Kim Sejong University May-2008.
16/04/20031PNPI / LHCb Muon EDR Wire Pad Chambers PNPI design for regions R4 in Stations M2,M3,M4  4 gas gaps of 5mm±70µm;  Active area: 1224x252.8 mm².
The Adventures of Sparky LeCroy TK Hemmick for the Stony Brook Crew and Maxim.
1 4 PCB: LEFT TOP 115 channels, LEFT BOTTOM (115), RIGHT TOP (106), RIGHT BOTTOM (106). For LEFT TOP board 115 channels we have: 115 smd connectors (AMP.
CARDIAC meeting – 30 Sept 05 M3R3-M5R3-M5R4 FEE status.
Test Tube Activities at Ohio State (8/5/03) Two (very useful) sub-group meetings after last weekly meeting –Mechanics (Bill, Lu, Mark, Jim, Charlie, Klaus)
Update on final LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.
1/12/2010 R. CIARANFI 1 NEW NINO BOARD FOR RICH OLD AND NEW LOGISTIC NEW BOARD DESCRIPTION NEW MODULARITY 32 CH NEW FORM FACTOR FRONT END AREA AND DAQ.
Update on the Triple GEM Detectors for Muon Tomography K. Gnanvo, M. Hohlmann, L. Grasso, A. Quintero Florida Institute of Technology, Melbourne, FL.
Total Cross Section, Elastic Scattering and Diffraction Dissociation at the LHC January 17, 2003TOTEM plenary meeting -Marco Bozzo1 CSC detectors for T1.
P. Aspell CERN April 2011 CMS MPGD Upgrade …. Electronics 2 1.
KLM Trigger Status Barrel KLM RPC Front-End Brandon Kunkler, Gerard Visser Belle II Trigger and Data Acquistion Workshop January 17, 2012.
STGC Front end boards sTGC Front end boards NSW Electronics workshop November 2013 L. Levinson Weizmann Institute NSW Electronics workshop, November 20131L.
Proposal for LST-based IFR barrel upgrade Roberto Calabrese Ferrara University Workshop on IFR replacement, SLAC, 11/14/2002.
Assumptions: Cockcroft-Walton photomultiplier bases are the same for all ECAL sections Digital to analog converters are installed on the distribution boards.
1 LAPPD Team meeting 6/10/2010 Ossy Siegmund, Experimental Astrophysics Group, Space Sciences Laboratory, U. California at Berkeley Integration of Front-End.
NA62 straw readout Characterization and qualification of the frontend electronics Detector and interface to frontend Small readout system Plans Expected.
Peter LICHARD CERN (NA62)1 NA62 Straw tracker electronics Study of different readout schemes Readout electronics frontend backend Plans.
Front Tracker: main technical solutions 40x50 cm 2 module Front Tracker Chamber: 40x150 cm 2  Use COMPASS approach: 3xGEM, 2D readout - one significant.
Rutherford Appleton Laboratory Particle Physics Department 1 Serial Powering Scheme Peter W Phillips STFC Rutherford Appleton Laboratory On behalf of RAL.
The printed circuit board (PCB) design §PCB design is part of the design process of a product in electronics industry. §PCB is a piece of insulating plastic.
Annecy, Carleton/CRPP, Colorado, Colorado State, LBNL, Maryland, McGill, MIT, Montreal, INFN Padova, INFN Pisa, Princeton, INFN Rome, UC San Diego, UC.
LSTs in the IFR gaps Workshop on IFR replacement SLAC November 14, 2002 L. Piemontese INFN Ferrara.
New digital readout of HFRAMDON neutron counters Proposal Version 2.
Drift Chamber Review Jefferson Lab 6-8 March 2007 CLAS12 Drift Chamber Electronics R. Chris Cuevas Group Leader -- Fast Electronics Jefferson Lab Physics.
Cloudland Instruments Hawkeye Electronics Snapshot March 10th, 2016.
1 Chamber Interfaces Adalberto Readout-, I2C-, HV-, LV-, Gas- and chamber support interface. Space issues.
TIMING DETECTOR ELECTRONICS FRONT END ELECTRONICS - NINO JOSE DA SILVA –CT-PPS TIMING ENGINEERING REVIEW /
FWD Meeting, Torino, June 16th, News from Cracow on the forward tracking J. Smyrski Institute of Physics UJ Tests of CARIOCA and LUMICAL preamplifiers.
HF ROBOX PRR3 Apr 2003E. Hazen HF Front-End Electronics ● System Description – Overview – PMT Board, ROBOX, Patch Panel – Signal Cable, Front-end boards.
Calorimeter Mu2e Development electronics Front-end Review
Preliminary PCB Design
DCH FEE 28 chs DCH prototype FEE &
DT & RPC Grounding STATUS
HPS Motherboard Electronic Design
BCTW calibration status and future
Status of the Front Tracker GEM
GLAST Large Area Telescope:
Overview of T1 detector T1 is composed by 2 arms
Characterization of Wired-OR prototype board
Presentation transcript:

Front End Board (16 channels) Superlayer Cross Section Frontend Enclosure HV cap board HV cap Board Signals from chamber wires go to HV cap board to be ground referred via 470 pF capacitors. Also included in the PCB small (100  m) gaps to limit high voltage peaks caused by discharges in the detector. Signals are then available in 2 strips of female sockets having a ground connection every signal.

Frontend board Frontend Boards 2 strips of male pins collect signals from HV cap board ; after protection circuitry they are processed by MAD ASICs and the results are available at the connector in the center of the board through which power supplies are also carried. The small connector in the lower left corner is used for the slow control bus (1 flat cable for all the boards of 1 superlayer). Fingersprings provide ground connection to the cover and heatsinking for the ASICs. A double distribution of test pulses allows electric test and simulation of traces at different positions for trigger monitor. Input for this function can be one of the two vertical strips of sockets in the upper left and right corner.

Connections to Readout 1 fine pitch flat cable (40 wires) connects each FE board to a feedtrhu PCB glued at the external of the cover. From here signals go to readout electronics through the blue connector. The smaller flat cable is used for the 4 additional signals of the 20 channel version of the FE board. The feedthru PCB is connected to the power supply bus bar via the small board soldered to the flex jumper and feeds the FE board through the signal flat cable. 2 Polyfuses (1 per supply) limit excess current. Feedthru PCB and output connector

Connections to monitors One small board per superlayer acts as an interface for Slow Control: it buffers I2C bus and provides predecoding function to address all of the FE boards. It is glued to the cover of the superlayer in the same way as the PCB of the output connectors. Slow Control interface Test pulse distribution is made with small splitter boards where impedance matching is accurately cured. External signal comes to an MCX connector placed on a small feedthru board on the cover of the superlayer. Here it’s split on 2 cables going to other 2 small boards each one placed across 2 FE boards in the upper corner. In this way 1 external signal serves 4 boards.

Mock Up 1 Superlayer frame Frontend bd. (old version) Test Pulse splitter bd. Slow Control Interface Slow Control bus bar Output & P.S. flat cable Out connector feedthru Lodgement of P.S. bus bar Superlayer cover 180 o open

Mock Up 2 (test pulse) 4 frontend boards Test Pulse splitter bd. Test Pulse splitter bd. Test Pulse input connector and splitter

Mock Up 3 (bus bar) Connection from chamber wire to HV cap board I2C predecoding bus Power Supply bus bar Flex jumper from bus bar to out conn Test pulse cables

Mock Up 4 (closed superlayer top view) Output flat cable bended Connection from chamber wire to HV cap board Slow control interface Output connector Gas outlet Test Pulse MCX conn P.S. conn DIN M/2

Mock Up 4 (closed superlayer bottom view) Output connector Gas Outlet Water Outlet HV cap board P.S. bus bar Slow Ctrl bus

Mock Up 4 (closed cover) Power Supply connector Output connectors for 20ch FE board