Presenter : Shao-Chieh Hou 2012/8/27 Second ACM/IEEE International Symposium on Networks-on-Chip IEEE computer society.

Slides:



Advertisements
Similar presentations
Presenter : Shao-Chieh Hou VLSI Design, Automation and Test, VLSI-DAT 2007.
Advertisements

Reporter :LYWang We propose a multimedia SoC platform with a crossbar on-chip bus which can reduce the bottleneck of on-chip communication.
1/1/ / faculty of Electrical Engineering eindhoven university of technology Architectures of Digital Information Systems Part 1: Interrupts and DMA dr.ir.
Feng-Xiang Huang 2015/5/4 International Symposium Quality Electronic Design (ISQED), th M. H Neishaburi, Zeljko Zilic, McGill University, Quebec.
CS-334: Computer Architecture
Reporter:PCLee With a significant increase in the design complexity of cores and associated communication among them, post-silicon validation.
Hardwired networks on chip for FPGAs and their applications
Course-Grained Reconfigurable Devices. 2 Dataflow Machines General Structure:  ALU-computing elements,  Programmable interconnections,  I/O components.
Feng-Xiang Huang MCORE Architecture implements Real-Time Debug Port based on Nexus Consortium Specification David Ruimy Gonzales Senior Member of Technical.
Transaction Level Modeling with SystemC Adviser :陳少傑 教授 Member :王啟欣 P Member :陳嘉雄 R Member :林振民 P
Addressing the System-on-a-Chip Interconnect Woes Through Communication-Based Design N. Vinay Krishnan EE249 Class Presentation.
Presenter : Chien-Hung Chen Tsung-Cheng Lin Kuan-Fu Kuo EICE team Open On-Chip Debugger Ch6. Design and Architecture.
Feng-Xiang Huang A Low-Cost SOC Debug Platform Based on On-Chip Test Architectures.
VIA and Its Extension To TCP/IP Network Yingping Lu Based on Paper “Queue Pair IP, …” by Philip Buonadonna.
Slide 1 ITC 2005 Gunnar Carlsson 1, David Bäckström 2, Erik Larsson 2 2) Linköpings Universitet Department of Computer Science Sweden 1) Ericsson Radio.
1 Presenter: Chien-Chih Chen. 2 An Assertion Library for On- Chip White-Box Verification at Run-Time On-Chip Verification of NoCs Using Assertion Processors.
Presenter : Chien-Hung Chen Tsung-Cheng Lin Kuan-Fu Kuo 2015/6/19 EICE team.
1 Multi-Core Debug Platform for NoC-Based Systems Shan Tang and Qiang Xu EDA&Testing Laboratory.
Presenter: Jyun-Yan Li Multiprocessor System-on-Chip Profiling Architecture: Design and Implementation Po-Hui Chen, Chung-Ta King, Yuan-Ying Chang, Shau-Yin.
1 Design For Debug Using DAFCA system Gadi Glikberg 15/6/06.
Active Messages: a Mechanism for Integrated Communication and Computation von Eicken et. al. Brian Kazian CS258 Spring 2008.
Ritu Varma Roshanak Roshandel Manu Prasanna
Copyright © 2006 Intel Corporation, released under EPL version /20061 Eclipse DSDP-TM Target Connection Adapters Peter Lachner WW08’06 rev 1.0.
Feng-Xiang Huang NIFD: Non-Intrusive FPGA Debugger Debugging FPGA ‘Threads’ for Rapid HW/SW Systems Prototyping Hari Angepat, Gage Eads, Christopher Craik.
Feng-Xiang Huang A Design-for-Debug (DfD) for NoC-based SoC Debugging via NoC Hyunbean Yi 1, Sungju Park 2, and Sandip Kundu 1 1 Department of Electrical.
Copyright Arshi Khan1 System Programming Instructor Arshi Khan.
Lecture slides prepared for “Business Data Communications”, 7/e, by William Stallings and Tom Case, Chapter 8 “TCP/IP”.
1 A survey on Reconfigurable Computing for Signal Processing Applications Anne Pratoomtong Spring2002.
Cortex-M3 Debugging System
Presenter : Shao-Cheih Hou Sight count : 11 ASPDAC ‘08.
OCP: Open Core Protocol Marta Posada ESA/ESTEC June 2006.
SHAPES scalable Software Hardware Architecture Platform for Embedded Systems Hardware Architecture Atmel Roma, INFN Roma, ST Microelectronics Grenoble,
Cis303a_chapt06_exam.ppt CIS303A: System Architecture Exam - Chapter 6 Name: __________________ Date: _______________ 1. What connects the CPU with other.
Reporter: PCLee. Assertions in silicon help post-silicon debug by providing observability of internal properties within a system which are.
Protocol Architectures. Simple Protocol Architecture Not an actual architecture, but a model for how they work Similar to “pseudocode,” used for teaching.
National Taiwan University JTAG and Multi-ICE Speaker : 沈文中.
11 Using SPIRIT for describing systems to debuggers DSDP meeting February 2006 Hobson Bullman – Engineering Manager Anthony Berent – Debugger Architect.
CHAPTER 3 TOP LEVEL VIEW OF COMPUTER FUNCTION AND INTERCONNECTION
Learningcomputer.com SQL Server 2008 Configuration Manager.
I/O Example: Disk Drives To access data: — seek: position head over the proper track (8 to 20 ms. avg.) — rotational latency: wait for desired sector (.5.
Top Level View of Computer Function and Interconnection.
Computer Architecture Lecture10: Input/output devices Piotr Bilski.
Dr Mohamed Menacer College of Computer Science and Engineering Taibah University CE-321: Computer.
COMPUTER ORGANIZATIONS CSNB123. COMPUTER ORGANIZATIONS CSNB123 Expected Course Outcome #Course OutcomeCoverage 1Explain the concepts that underlie modern.
EEE440 Computer Architecture
Electrical and Computer Engineering University of Cyprus LAB 1: VHDL.
Jini Architecture Introduction System Overview An Example.
SOC Virtual Prototyping: An Approach towards fast System- On-Chip Solution Date – 09 th April 2012 Mamta CHALANA Tech Leader ST Microelectronics Pvt. Ltd,
1 Presenter: Min Yu,Lo 2015/12/21 Kumar, S.; Jantsch, A.; Soininen, J.-P.; Forsell, M.; Millberg, M.; Oberg, J.; Tiensyrja, K.; Hemani, A. VLSI, 2002.
Lecture 11: FPGA-Based System Design October 18, 2004 ECE 697F Reconfigurable Computing Lecture 11 FPGA-Based System Design.
Presenter: Shao-Chieh Hou International Database Engineering & Application Symposium (IDEAS’05)
Way beyond fast © 2002 Axis Systems, Inc. CONFIDENTIAL Axis Common Transaction Interface (CTI) Architecture Highlights 9/11/2003 Ching-Ping Chou Axis Systems,
IT3002 Computer Architecture
Source Level Debugging of Parallel Programs Roland Wismüller LRR-TUM, TU München Germany.
Spring 2007W. Rhett DavisNC State UniversityECE 747Slide 1 ECE 747 Digital Signal Processing Architecture SoC Lecture – Working with Buses & Interconnects.
بسم الله الرحمن الرحيم MEMORY AND I/O.
Chapter 3 System Buses.  Hardwired systems are inflexible  General purpose hardware can do different tasks, given correct control signals  Instead.
1 Device Controller I/O units typically consist of A mechanical component: the device itself An electronic component: the device controller or adapter.
Chapter 6 Input/Output Organization
Architectures of Digital Information Systems Part 1: Interrupts and DMA dr.ir. A.C. Verschueren Eindhoven University of Technology Section of Digital.
Erno DAVID, Tivadar KISS Wigner Research Center for Physics (HU)
Andes Technology Innovate SOC ProcessorsTM
Distribution and components
FPro Bus Protocol and MMIO Slot Specification
JTAG, Multi-ICE and Angel
Presentation transcript:

Presenter : Shao-Chieh Hou 2012/8/27 Second ACM/IEEE International Symposium on Networks-on-Chip IEEE computer society

We present a methodology to debug a SOC by concentrating on its communication. Our extended communication model includes a) multiple signal groups per interface protocol at each IP port, b) the handshakes per signal group (e.g. for command), and c) the handshakes within a signal group (e.g. for write and read data elements). As a result, our debug methodology is the first to offer debug control at three communication granularities: individual data elements in a message, messages (i.e. requests or responses), and entire transactions. Communication to distributed shared memories is supported in networks on chip (NOC) by transparently (de)multiplexing different master-slave channels based on the memory address, also called narrowcast. In this paper, we extend previous work on NOC debug that allowed per-connection debug (i.e. a master without differentiating between its slaves) to also support per-channel (i.e. per master-slave pair) debugging, also for narrowcast connections. This enables essential fine-grained debug control for multi-processor SOCs that use distributed-shared-memory communication. 2

The debug infrastructure consists of hardware components, and a software API and library. We define the hardware infrastructure and the required changes to a NOC. Our architecture cleanly separates the monitoring and distribution of events from how they are interpreted and used, in terms of hardware and programming. We define a high-level software API for run-time user control. The debug methodology offers run-time programmable breakpoints, stopping, continuing, and single-stepping of distributed-shared memory communication at three granularities, at the cost of 2.5% NOC area increase and no speed penalty. 3

Important of debug technology in NoC  Increasing of complex  Time to market Debug phase  Software debug (e.g. GDB)  Hardware debug (clock cycle information) SW to HW control flow integrate  Control both HW/SW in same interface 4 Communication-base information

5 This Paper NXP debug infrastructure Communication protocol AXI[1] DTL[14] OCP[13] This paper use Monitor-base [2][3][8][16][18] Scan-base [5][10][19] Debug architecture analysis [4][6][7][9][11][12][19] Debug architecture analysis [4][6][7][9][11][12][19]

This paper select the DTL protocol 6 request response

7 For the session, we need those following function:  Reset: reset(restart) system  Internal Stop: stop signal by HW monitor  External Stop: stop signal by SW debugger  Continue: resume the system

8

Send out the control signal for each components  Catch data from TAP controller  Select and send out the signal to corresponding component  Like the controller in system 9

TPR : Test Point Register 10

Component of EDI  EDI node  FSM Like the CTM(cross trigger matrix) in coresight 11

Modify the FSM in Master interface to match the breakpoint Add shadow state:  In this state, deactivates the handshake protocol  End with SW signal 12

13 Stop enable  0/1: stop or not when event trigger Stop granularity  0/1: messages or elements Stop condition  0: stop only after a plus from EDI  1: stop unconditionally before next elements SW control signal Continue  0/1: continue or not IP stop  0/1: stop connected to IP or not

To support the communication-centric debug, add extra TAP controller instructions  DBG_RESET 。 Functional reset for system  PROGRAM_TPR 。 Program the monitor and NI TPRs  QUERY_TAP 。 Query the state of the breakpoint and the channels in NI shell  JTAG_STOP 。 Send stop trigger to EDI from TAP  PROGRAM_TCB 。 Switch system state between functional and debug  DBG_SCAN 。 Scan out the complete state of system via scan-chain in debug mode 14

15 APIParameterFunction Corresponding TAP instructions resetnoneFunctional resetDBG_RESET set_bp Monitor: monitor number Setup breakpoint and trigger event to monitor PROGRAM_TPR Condition: trigger event set_bp_action Channel: select channel Setup breakpoint action PROGRAM_TPR Granularity: messages or elements Condition: edi or always get_mon_statusmonitor Return an ASCII string to specified monitor is trigger or not None get_ni_statusni Return an ASCII string to specified NI is idle or not None continuechannel Continue the communication PROGRAM_TPR synchronizeNone Retrieve the complete state of system PROGRAM_TCB

16

The paper propose a new level debug  Communication-centric level  HW stop-run mechanism  SW API control Area cost only 2.5% increase 17

The architecture of this paper is similar with our platform  Monitor =>WICE + Tracer  DLT => AMBA  API => GDB command The design of API and TAP signal corresponding is good reference for my reaserch 18