Purpose of design rules:

Slides:



Advertisements
Similar presentations
S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal
Advertisements

Digital Integrated Circuits© Prentice Hall 1995 Design Rules Jan M. Rabaey Design Rules.
VLSI Design Circuits & Layout
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Digital Integrated Circuits A Design Perspective Manufacturing Process July 30, 2002.
CMOS Process at a Glance
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 CMOS Process Manufacturing Process.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE VLSI Circuit Design Lecture 4 - Layout &
Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Weste/Addison Wesley]
CMOS VLSI Design MOSIS Layout Rules. CMOS VLSI DesignSlide 2.
Prelab: MOS gates and layout
S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) lecture06 Prof. Sherief Reda Division of Engineering, Brown University Spring 2008.
Elettronica D. AA Digital Integrated Circuits© Prentice Hall 1995 Manufacturing Process CMOS Manufacturing Process.
Salman Zaffar IqraUniversity, Spring 2012
Design and Implementation of VLSI Systems (EN1600) lecture05 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Weste/Addison.
VLSI Lab References I am grateful for the contributions from SEMATECH, the Austin Community College, and MKS Instruments. For further reading, I especially.
Introduction Integrated circuits: many transistors on one chip.
Module-3 (MOS designs,Stick Diagrams,Designrules)
Norhayati Soin 05 KEEE 4425 WEEK 6/2 8/19/2005 LECTURE : KEEE 4425 WEEK 6/2 DESIGN RULES,LAYOUT AND STICK DIAGRAM.
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Chapter 2 Manufacturing Process March 7, 2003.
Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR Topics n Design rules and fabrication. n SCMOS scalable design rules. n Stick.
1 Euler Graph Using Euler graph to draw layout. 2 Graph Representation Graph consists of vertices and edges. Circuit node = vertex. Transistor = edge.
Penn ESE370 Fall Townley & DeHon ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 14: October 1, 2014 Layout and.
ECE484: Digital VLSI Design Fall 2010 Lecture: IC Manufacturing
Penn ESE370 Fall Townley & DeHon ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 13: October 5, 2011 Layout and.
EE4800 CMOS Digital IC Design & Analysis
Introduction to CMOS VLSI Design CMOS Fabrication and Layout Harris, 2004 Updated by Li Chen, 2010.
Modern VLSI Design 3e: Chapter 2Partly from 2002 Prentice Hall PTR week4-1 Lecture 10 Wire and Via Jan. 27, 2003.
Fabrication Technology(1)
VLSI Design Lecture 4-b: Layout Extraction Mohammad Arjomand CE Department Sharif Univ. of Tech.
Digital Integrated Circuit Design
Introduction EE1411 Design Rules. EE1412 3D Perspective Polysilicon Aluminum.
Norhayati Soin 05 KEEE 4426 WEEK 12/1 3/13/2005 KEEE 4426 WEEK 12 CMOS FABRICATION PROCESS.
STICK DIAGRAM EMT251. Schematic vs Layout In Out V DD GND Inverter circuit.
Advanced VLSI Design Unit 04: Combinational and Sequential Circuits.
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Digital Integrated Circuits A Design Perspective Manufacturing Process Jan M. Rabaey Anantha Chandrakasan.
CMOS Fabrication nMOS pMOS.
Digital Integrated Circuits A Design Perspective
STICK DIAGRAM EMT251. Schematic vs Layout In Out V DD GND Inverter circuit.
VLSI, Lecture 5 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Design Rules.
1 Overview of Fabrication Processes of MOSFETs and Layout Design Rules.
Dynamic Behavior of MOS Transistor. The Gate Capacitance t ox n + n + Cross section L Gate oxide x d x d L d Polysilicon gate Top view Gate-bulk overlap.
Norhayati Soin 05 KEEE 4425 WEEK 7/1 23/8/2005 LECTURE 9: KEEE 4425 WEEK 7 CMOS LAYOUT AND STICK DIAGRAM (Cont’d)
CMOS VLSI Fabrication.
Integrated Microsystems Lab. EE372 VLSI SYSTEM DESIGNE. Yoon 1-1 Panorama of VLSI Design Fabrication (Chem, physics) Technology (EE) Systems (CS) Matel.
STICK DIAGRAM EMT251. Schematic vs Layout In Out V DD GND Inverter circuit.
Layout design rules. 2 Introduction  Layout rules is also referred as design rules.  It is considered as a prescription for preparing photomasks. 
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process -II Dr. Shiyan Hu Office: EERC 518 Adapted and modified from Digital Integrated.
EE141 Manufacturing 1 Chapter 2 Manufacturing Process and CMOS Circuit Layout 1 st rev. : March 7, nd rev. : April 10, 2003.
Stick Diagrams Stick Diagrams electronics.
UNIT II CIRCUIT DESIGN PROCESSES
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital Integrated.
Out Line of Discussion on VLSI Design Basics
S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal
CHAPTER 4: MOS AND CMOS IC DESIGN
Manufacturing Process -II
Layout of CMOS Circuits
Subject Name: Fundamentals Of CMOS VLSI Subject Code: 10EC56
STICK Diagrams UNIT III : VLSI CIRCUIT DESIGN PROCESSES VLSI DESIGN
Chapter 1 & Chapter 3.
Design Rule EMT 251.
Design Rules.
Digital Integrated Circuits A Design Perspective
Introduction to Layout Inverter Layout Example Layout Design Rules
LAYOUT DESIGN RULES Bellary Engg College,Bellary, karnataka
VLSI Lay-out Design.
VLSI Design CMOS Layout
Where are we? Lots of Layout issues Line of diffusion style
V.Navaneethakrishnan Dept. of ECE, CCET
ECE 424 – Introduction to VLSI Design
CMOS Layers n-well process p-well process Twin-tub process.
Presentation transcript:

Purpose of design rules: • Interface between designer and process engineer • Guidelines for constructing process masks – Minimum width – Minimum spacing constraints – Requirement on same or different layers • Unit dimension: Minimum line width and minimum spacing constraints – scalable design rules: λ parameter – absolute dimensions: micron rules • Three parts to design rules: – Set of layers – Intra-layer: Relations between objects on same layer – Inter-layer: Relation between objects on different layers

The design rules are usually described in two ways: Micron rules, in which the layout constraints such as minimum feature sizes and minimum allowable feature separations are stated in terms of absolute dimensions in micrometers, or, (ii) Lambda rules, which specify the layout constraints in terms of a single parameter () and thus allow linear, proportional scaling of all geometrical constraints.

Stick diagram: It is useful for planning the layout and routing of integrated circuits. In a stick diagram, every line of a conducting material layer is represented by a line of a distinct color. Here we will use the basic color coding below: The width of a line is not important, as stick diagrams give only wiring and routing information

A stick diagram is thus a schematic representation of a circuit at the physical design level. With a little practice, you will be able to read a stick diagram and translate it into a conventional circuit schematic. In the early days of MOS integrated circuits it was noticed that when a chip was illuminated with a white light source, each conducting layer had a distinct coloring associated with it when viewed under a microscope

A pFET is described by the same "red over green" coding, but the crossing point is contained within an nWell boundary

poly (red) cannot contact n-diffusion (green) and p-diffusion (yellow).

when we want to connect poly (red) to n-diff (green) or p-diff (yellow), we must first connect poly (red) to metal1 (blue) and then metal1 (blue) to n-diffusion (green) or p-diffusion (yellow) Metal1 (blue) can contact n-diffusion (green), p-diffusion (yellow) and poly (red), but remember contact is needed, otherwise no connection is made, even if the layers are crossed Wrong connection

Basic Rules for constructing stick diagram The rules for constructing stick diagrams are based on the characteristics of the conducting layers Only the routing is important, not the line widths

Conclusion: Stick diagrams provide an easy approach to performing simple CMOS circuit layouts. Planning a physical design using stick diagrams before going to a CAD tool can save a lot of time and energy.

CMOS Inverter Stick diagram Step-1:Two horizontal wires are used for connection with VSS and VDD. This is done in metal2, but you can decide to use metal1 instead.

Step-3: Then the gates of the transistors are joined with a polysilicon wire, and connected to the input.

Step -4:The drains of two transistors are then connected with metal1 and joined to the output. There cannot be direct connection from n-transistor to p-transistors

Fig: Stick diagram of CMOS Inverter Step-5: The sources of the transistors are next connected to VSS and VDD with metal1. Notice that vias are used, not contacts. Fig: Stick diagram of CMOS Inverter

Stick diagram continued------- NAND2 gate NAND2 gate Stick diagram

2- Input NOR Gate

Sketch the stick diagram of the expression given below Fig: Stick diagram of the above expression

Minimum dimensions and spacings (using λ-rules) Note that λ=1/2

Inverter Layout

NAND GATE LAYOUT