US Status of GbE Peripheral Crate Controller Ben Bylsma EMU meeting Fermilab, October 21, 2005 Section 1: Hardware Section 2: Firmware Development.

Slides:



Advertisements
Similar presentations
Computer Architecture and Organization
Advertisements

Managing Cisco IOS Software. Overview The router boot sequence Locating IOS software The configuration register Recovering Passwords Backing Up the Cisco.
I/O Organization popo.
Dr. Rabie A. Ramadan Al-Azhar University Lecture 3
ICAP CONTROLLER FOR HIGH-RELIABLE INTERNAL SCRUBBING Quinn Martin Steven Fingulin.
1/1/ / faculty of Electrical Engineering eindhoven university of technology Architectures of Digital Information Systems Part 1: Interrupts and DMA dr.ir.
Operating-System Structures
Normal text - click to edit Status Report TPC Electronics Meeting, CERN Johan Alme & Ketil Røed, UoB.
COMP3221: Microprocessors and Embedded Systems Lecture 15: Interrupts I Lecturer: Hui Wu Session 1, 2005.
Midterm Tuesday October 23 Covers Chapters 3 through 6 - Buses, Clocks, Timing, Edge Triggering, Level Triggering - Cache Memory Systems - Internal Memory.
1 27-Jun-15 S Ward Abingdon and Witney College VLAN Trunking protocol CCNA Exploration Semester 3 Chapter 4.
Chapter 11 Interrupt Interface of the 8088 and 8086 Microcomputer
Chapter 9 Managing a Cisco Internetwork Cisco Router Components Bootstrap - Brings up the router during initialization POST - Checks basic functionality;
Group 7 Jhonathan Briceño Reginal Etienne Christian Kruger Felix Martinez Dane Minott Immer S Rivera Ander Sahonero.
2. Methods for I/O Operations
NET+OS Bootloader Overview Requirements How to Build How to Customize Changes to Applications Configuration Settings.
Overview Print and Document Services Print Management console Printer properties Troubleshooting.
12004 MAPLD: 141Buchner Single Event Effects Testing of the Atmel IEEE1355 Protocol Chip Stephen Buchner 1, Mark Walter 2, Moses McCall 3 and Christian.
Virtex-6 Radiation Studies & SEU Mitigation Tests
NetSim ZigBee Simulation Code Walkthrough in 10 steps
Characteristics of Communication Systems
MICROPROCESSOR INPUT/OUTPUT
FPGA IRRADIATION and TESTING PLANS (Update) Ray Mountain, Marina Artuso, Bin Gui Syracuse University OUTLINE: 1.Core 2.Peripheral 3.Testing Procedures.
Khaled A. Al-Utaibi  Interrupt-Driven I/O  Hardware Interrupts  Responding to Hardware Interrupts  INTR and NMI  Computing the.
Chapter 2: Operating-System Structures. 2.2 Silberschatz, Galvin and Gagne ©2005 Operating System Concepts Chapter 2: Operating-System Structures Operating.
Cisco S2 C4 Router Components. Configure a Router You can configure a router from –from the console terminal (a computer connected to the router –through.
What’s New in Fireware v11.9.5
PetrickMAPLD05/P1461 Virtex-II Pro PowerPC SEE Characterization Test Methods and Results David Petrick 1, Wesley Powell 1, Ken LaBel 1, James Howard 2.
B. Todd et al. 25 th August 2009 Observations Since v1.
CSC Endcap Muon Port Card and Muon Sorter Upgrade Status May 2013.
Timer Timer is a device, which counts the input at regular interval (δT) using clock pulses at its input. The counts increment on each pulse and store.
RL78 Code & Dataflash.
CSC Endcap Muon Port Card and Muon Sorter Status Mikhail Matveev Rice University.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
Instrumentation DepartmentCCLRC Rutherford Appleton Laboratory28 March 2003 FED Project Plan 2003 FED Project aiming to satisfy 2 demands/timescales: Module.
SP04 Production Lev Uvarov RICE Muon Trigger Meeting August 27, 2004.
Stan Durkin EMU Meeting, Purdue Univ. Oct. 6, VCC Hardware Production Status Firmware compile issues delayed testing and burn-in. Last 15 boards.
EFLAG Register of The The only new flag bit is the AC alignment check, used to indicate that the microprocessor has accessed a word at an odd.
The CCB, TTC and so forth Paul Padley, Mike Matveev.
Programmable Interrupt Controller (PIC)
Proposal for an Open Source Flash Failure Analysis Platform (FLAP) By Michael Tomer, Cory Shirts, SzeHsiang Harper, Jake Johns
Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower than CPU.
DAQMB Status – Onward to Production! S. Durkin, J. Gu, B. Bylsma, J. Gilmore,T.Y. Ling DAQ Motherboard (DMB) Initiates FE digitization and readout Receives.
US Peripheral Crate VMEbus Controller Ben Bylsma EMU – ESR CERN, November 2003.
Radiation Tests Discussion 10 Feb 2014 Jason Gilmore TAMU Forward Muon Workshop.
S. Durkin, CMS EMU Meeting U.C. Davis Feb. 25, DMB Production 8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board 550 Production Boards.
TELL1 command line tools Guido Haefeli EPFL, Lausanne Tutorial for TELL1 users : 25.February
Copyright © 2007 Heathkit Company, Inc. All Rights Reserved PC Fundamentals Presentation 29 – The ROM/BIOS.
بسم الله الرحمن الرحيم MEMORY AND I/O.
Mu2e NA62 TEL62 & TDCB repairs Radiation effects in TEL62 Franco Spinella 16/12/2015.
4000 Imaje 4020 – Software Imaje 4020 – Content ■ Content of Chapter Software: 1. Flash Up 2. Netcenter 3. FTP 4. Active X 5. XCL commands 6. Exercise.
1 15-Mar-16 VLAN Trunking protocol CCNA Exploration Semester 3 Chapter 4.
Systems, their relations & information. Concepts and Status of the new central service for tracking relations between CERN accelerator systems TE/MPE TM.
PROPRIETARY INFORMATION - © 2015 WOODWARD, INC. PAGE 1 HighPROTEC-2 MRI4-2 Feeder Relay Sales presentation 2015/08/10.
Irradiation Tests at UC Davis on May 5, 2017 M. Matveev, W
ATLAS Pre-Production ROD Status SCT Version
68HC11 Interrupts & Resets.
FPGA IRRADIATION and TESTING PLANS (Update)
CSC EMU Muon Port Card (MPC)
Chapter 2: System Structures
Technology Literacy Hardware.
Interrupts In 8085 and 8086.
Irradiation Test of the Spartan-6 Muon Port Card Mezzanine
New Crate Controller Development
8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board
11.1 Interrupt Mechanism, Type, and Priority
Status of GbE Peripheral Crate Controller
VCC Hardware Production Status
COMP3221: Microprocessors and Embedded Systems
Presentation transcript:

US Status of GbE Peripheral Crate Controller Ben Bylsma EMU meeting Fermilab, October 21, 2005 Section 1: Hardware Section 2: Firmware Development

B. Bylsma EMU Meeting, Fermilab Oct. 21, Hardware Status 10 Pre-Production Boards  5 at CERN (2 returning)  1 at Rice  3 at OSU  1 in DMB/DDU/DCC test setup  1 for Firmware Development  1 Problem Board (unsolved)  1 at UCD Radiation Test “Real World” Experience  OSU  Rice  B904 No Issues Reported 75 Production Boards in Hand Scheduled to be Stuffed Pre-Production Version

B. Bylsma EMU Meeting, Fermilab Oct. 21, Radiation Testing 63.3 MeV Proton Beam at Crocker Nuclear Laboratory (UCD)  Irradiated all active components not previously tested.  Main goal was TID for survivability (not SEUs).  Exposed components to ~6 kRads. (exp. Max. ~.13 kRads) Results:  Boring. Mostly uneventful.  Most failures recovered with reset (some need power cycle).  All components survived. SEU mitigation:  Reset circuit uses discrete logic and majority voting.  Data stored in FIFOs and FLASH uses ECC and majority voting.

B. Bylsma EMU Meeting, Fermilab Oct. 21, PCBs produced Stuffing:  All components and PCBs at Dynalab for one month.  Dynalab given OK to go, but are overloaded with jobs.  Stencil is due Monday.  Surface mounting run to start next week.  Expect delivery of stuffed boards within two weeks. Testing and Delivery:  ASAP after delivery of stuffed boards. Production Status Production Schedule

B. Bylsma EMU Meeting, Fermilab Oct. 21, Firmware: What’s New Firmware Revision 3.06  Programmable MAC address.  Device MAC address.  3 Group MAC addresses.  Default Server MAC address.  Access to configuration registers.  Storage for up to 21 different configurations in FLASH memory.  Settable default configuration (for power up).  New format of returned packet data headers.

B. Bylsma EMU Meeting, Fermilab Oct. 21, New Data Header Format Returned Packet Data Header:  Prior to Rev. 3:  As of Rev. 3

B. Bylsma EMU Meeting, Fermilab Oct. 21, Firmware: What’s Next Need for Feedback  One at a time reads (built in feedback/data is expected)  One at a time writes (when does command finish?)  Stacked reads/writes in FIFO (when is FIFO almost full?)  Particularly a problem for programming PROMS with several MB of write commands. Developing two methods for feedback.  Warning packets ( Error and Info packets as well ):  Spontaneously generated packets when certain events occur (like when the “almost full” flag of the external FIFO is set).  Spontaneous packet sending can be enabled or disabled.  Acknowledgement Requests.  Bit in header of every packet sent.  Return packet with disposition of corresponding command.  Under programmers control on packet by packet basis.

B. Bylsma EMU Meeting, Fermilab Oct. 21, Firmware: What’s Next Need for Easy Firmware Updates  Currently must use IMPACT to program PROM through JTAG.  Need to program PROM via Ethernet packets to JTAG interface.  Handshaking scheme needs to be in place. Next Revision Release  Handshake mechanism (acknowledgements and warnings)  PROM programming

B. Bylsma EMU Meeting, Fermilab Oct. 21, Documentation and Updates Web site for Documentation and Firmware Updates 