1 October 2003Paul Dauncey1 Mechanics components will be complete by end of year To assemble ECAL, they need the VFE boards VFE boards require VFE chips.

Slides:



Advertisements
Similar presentations
6 Mar 2002Readout electronics1 Back to the drawing board Paul Dauncey Imperial College Outline: Real system New VFE chip A simple system Some questions.
Advertisements

23 Jul 2008Paul Dauncey1 TPAC 1.1 vs TPAC2.0 vs TPAC2.1 Paul Dauncey.
24 September 2002Paul Dauncey1 Trigger issues for the CALICE beam test Paul Dauncey Imperial College London, UK.
28 February 2003Paul Dauncey - HCAL Readout1 HCAL Readout and DAQ using the ECAL Readout Boards Paul Dauncey Imperial College London, UK.
29 June 2004Paul Dauncey1 ECAL Readout Tests Paul Dauncey For the CALICE-UK electronics group A. Baird, D. Bowerman, P. Dauncey, C. Fry, R. Halsall, M.
20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.
2 October 2003Paul Dauncey1 Paris Summary Part 2 and Status of UK Electronics/DAQ Paul Dauncey Imperial College London, UK.
28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.
2 July 2003Paul Dauncey - DAQ1 Progress on CALICE DAQ Paul Dauncey Imperial College London, UK.
6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.
Uli Schäfer 1 JEM: Status and plans JEM1.2 Status Test results Plans.
The first testing of the CERC and PCB Version II with cosmic rays Catherine Fry Imperial College London CALICE Meeting, CERN 28 th – 29 th June 2004 Prototype.
Uli Schäfer 1 Production modules Status Plans JEM: Status and plans.
4 Dec 2001First ideas for readout/DAQ1 Paul Dauncey Imperial College Contributions from all of UK: result of brainstorming meeting in Birmingham on 13.
Calice ECAL Readout Hardware Status report Adam Baird ECAL Meeting 26 Sept 2003 LLR-Ecole Polytechnique.
LCWS Apr 2004Paul Dauncey - CALICE Readout1 CALICE ECAL Readout Status Paul Dauncey For the CALICE-UK electronics group: A. Baird, D. Bowerman,
29 January 2004Paul Dauncey - CALICE DAQ1 UK ECAL Hardware Status David Ward (for Paul Dauncey)
10 th November 2004Daniel Bowerman1 Dan Bowerman Imperial College Calice Meeting - UCL 10 th November 2004 Electronics Status For the Imperial, Manchester,
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
21 January 2003Paul Dauncey - UK Electronics1 UK Electronics Status and Issues Paul Dauncey Imperial College London.
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
AGATA Pre-processing team report AGATA Week, July 2008.
14 Sep 2005DAQ - Paul Dauncey1 Tech Board: DAQ/Online Status Paul Dauncey Imperial College London.
AIDA FEE64 development report August 2010 Progress after Texas CAD work Manufacturing 25th August
SPSC Questions to the 2014 NA62 Status Report 1 Beam: which is the beam structure expected in October? Which is the intensity you can reasonably expect?
18 Jan 2006DAQ - Paul Dauncey1 DAQ/Online: readiness for DESY and CERN beam tests Paul Dauncey Imperial College London.
ECFA Sep 2004Paul Dauncey - CALICE Readout1 CALICE ECAL Readout Status Paul Dauncey For the CALICE-UK electronics group A. Baird, D. Bowerman, P.
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
CMX status and plans Yuri Ermoline for the MSU group Level-1 Calorimeter Trigger Joint Meeting CERN, October 2012,
Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.
G. Carboni – Muon Meeting – April 2002 Muon Meeting LHC schedule is now official (Council Committee) First protons (Pilot run) delayed to
Instrumentation DepartmentCCLRC Rutherford Appleton Laboratory28 March 2003 FED Project Plan 2003 FED Project aiming to satisfy 2 demands/timescales: Module.
Mechatronics Task Force, 26-nov-02 Olivier Teller, CERN EP-CMA1 Cooling Mechatronics Schedule.
FDR of the End-cap Muon Trigger Electronics 1/Mar./04
18 Jan 2009Paul Dauncey1 Guesswork on the future MAPS programme Paul Dauncey.
25 Feb 2005Paul Dauncey1 TB Review: DAQ Paul Dauncey Imperial College London For Imperial, RAL, UCL.
8 Feb 2008Paul Dauncey1 Plans for FY08/09 Paul Dauncey.
HBD electronics status All the ADC and XMIT boards are installed. –Top 3 crates are for the ADC, XMIT boards –Bottom crate is for test pulse boards/future.
Tracker Week October CCLRC, Rutherford Appleton Laboratory, Oxon, UK Imperial College, London, UK Brunel University,
5 February 2003Paul Dauncey - Calice Status1 CALICE Status Paul Dauncey Imperial College London For the CALICE-UK groups: Birmingham, Cambridge, Imperial,
LCWS Apr 2004Paul Dauncey - CALICE Readout1 CALICE ECAL Readout Status Paul Dauncey For CALICE-UK electronics group: A. Baird, D. Bowerman, P. Dauncey,
1 MICE Tracker Readout Update Introduction/Overview TriP-t hardware tests AFE IIt firmware development VLSB firmware development Hardware progress Summary.
11 October 2002Paul Dauncey - CDR Introduction1 CDR Introduction and Overview Paul Dauncey Imperial College London.
4 November 2002Paul Dauncey - Electronics1 UK Electronics Status Paul Dauncey Imperial College London.
October Test Beam DAQ. Framework sketch Only DAQs subprograms works during spills Each subprogram produces an output each spill Each dependant subprogram.
Tracker Week February presented by John Coughlan RAL FED Status FEDv2 Testing Pre-Series Manufacture Final Production.
21 Mar 2007ALICE - Paul Dauncey1 ALICE CR07: Installation and Commissioning Paul Dauncey Material from: L. Leistam: “ALICE Status” W. Riegler: “Commissioning.
SVD FADC Status Markus Friedl (HEPHY Vienna) Wetzlar SVD-PXD Meeting, 5 February 2013.
19 Apr 2007DAQ Readiness1 Paul Dauncey. 19 Apr 2007DAQ Readiness2 DAQ hardware layout ? More CRCs New HCAL stage May not be used.
ECAL electronics schedule JFMAMJJASONDJFMAM Prototype 2 boards Design Layout Fabrication and assembly Testing, including VFE prototype tests Production.
Jan 2016 Solar Lunar Data.
CALICE(-UK) Status Paul Dauncey 28 Apr 2004 Paul Dauncey.
CDR Project Summary and Issues
UK ECAL Hardware Status
ECAL electronics schedule
Post CALICE thoughts Paul Dauncey 28 Apr 2004 Paul Dauncey.
Gantt Chart Enter Year Here Activities Jan Feb Mar Apr May Jun Jul Aug
Trigger issues for the CALICE beam test
The CMS Tracking Readout and Front End Driver Testing
RPC FEE The discriminator boards TDC boards Cost schedule.
Text for section 1 1 Text for section 2 2 Text for section 3 3
Text for section 1 1 Text for section 2 2 Text for section 3 3
Text for section 1 1 Text for section 2 2 Text for section 3 3
Text for section 1 1 Text for section 2 2 Text for section 3 3
Text for section 1 1 Text for section 2 2 Text for section 3 3
Text for section 1 1 Text for section 2 2 Text for section 3 3
Text for section 1 1 Text for section 2 2 Text for section 3 3
Text for section 1 1 Text for section 2 2 Text for section 3 3
Text for section 1 1 Text for section 2 2 Text for section 3 3
Text for section 1 1 Text for section 2 2 Text for section 3 3
Presentation transcript:

1 October 2003Paul Dauncey1 Mechanics components will be complete by end of year To assemble ECAL, they need the VFE boards VFE boards require VFE chips and PCBs to be complete VFE chips Design now frozen after two iterations Production to start any day, finish by end of Dec Will be tested by the end of Jan VFE PCBs Design close to being fixed Will have two pre-production boards assembled by end of Nov Testing complete by end of Dec Complete PCB production in Jan Assembly of the VFE boards to start in Feb Start ECAL assembly in Mar System test with cosmics in Paris at latest in Jul, DESY beam test in Aug Overall ECAL schedule

1 October 2003Paul Dauncey2 Considered essential to have a VFE board/readout board test before VFE PCB production N.B. Too late to test prototype/prototype before their pre-production Will be preproduction/prototype so hard to argue they need to change if problems found Schedule would have VFE PCBs released for production in Jan To not cause a delay to this (and hence whole ECAL), would need to do VFE/readout test in Dec Possible but not likely given prototype readout boards arriving in early Nov We said at Paris we would aim for asap but Jan at latest This gives one month delay to whole ECAL assembly schedule But still aim for DESY beam test in Aug Despite delays of ~ 3 months to other parts of the project, we are the critical path for the whole ECAL BUT…

1 October 2003Paul Dauncey3 Working backwards from the end… DESY beam test in Aug and system test in Jul mean we need (minimum of) Jun for testing after board production One month is short for board production tests, crate test, testing all final firmware, system tests/commissioning, etc. Production fabrication and assembly must finish by end of May One month for this should be reasonable Production layout must finish by end of Apr Assuming changes are needed Redesign must finish by end of Mar This assumes one month for layout (!) after changes finalised Longer term

1 October 2003Paul Dauncey4 We therefore have three deadlines for firmware/testing End of Dec – be ready for VFE/readout test Presumably using Chipscope, not final firmware End of Mar – identify all changes to board Finalise hardware changes in time for re-layout (if needed) End of Jun – be ready for system test Need final, fully-functional versions of all firmware All three are critical path for whole ECAL project The final one is self-explanatory; let’s consider the other two in more detail… Testing and firmware development

1 October 2003Paul Dauncey5 Four sets of tests which we need to do 1.Run the basic readout sequence and see data out of ADCs Trigger/S&H can be randomly timed; don’t need 320MHz fine adjust 2.Measure the noise in this configuration Need to take ~100’s of events and record ADC values of all 216 chns Need to tune timing parameters of readout sequence; turn-around for changing them ~30 mins? Is this too long for sensible testing? 3.Use the DACs to see signals above the pedestals and get a (non-)linearity measurement Need DACs, calibration pulse and to have fine 320MHz adjust of S&H 4.Use the Paris cosmic testbench to see cosmic signals Need external trigger to fire FE sequence; need BE trigger logic to veto further triggers or can use Chipscope? This implies the tests will be done in Paris; only one fully-loaded pre- prototype VFE PCB anyway so unlikely to let us borrow it VFE/readout tests; by end Dec

1 October 2003Paul Dauncey6 The parts of the FE which need to be working for tests VFE/readout tests (cont)

1 October 2003Paul Dauncey7 Connectivity/layout errors JTAG tests will find these quickly Choice of FE FPGA component size/speed Need semi-final versions of FE code to be sure; what would be enough? Too much ADC noise Will be known at time of VFE tests Cause and solution may be harder to determine Missing VME functionality E.g. those not used (tested?) by CMS; DMA and VME interrupts Miscellaneous “features” or missing functionality How bad would these have to be for us to fix them if we find them? VFE required changes Should be found during VFE tests To be really sure, should have full system working; what is enough? Board changes/verification; by end Mar