Costas Foudas, The Tracker Interface to TCS, 24.02.02 The CMS Silicon Tracker FED Crates What goes in the FED Crates ? What do we do about the VME controller.

Slides:



Advertisements
Similar presentations
Questionnaire Response
Advertisements

M. Noy. Imperial College London Calice MAPS Adapter Card Review M. Noy 26 th June 2007.
MICE Fiber Tracker Electronics AFEII for MICE (Front end readout board) Recall: AFEs mount on ether side of the VLPC cass, with fibers going to the VLPCs.
ESODAC Study for a new ESO Detector Array Controller.
20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.
RPC Electronics Status Overall system TDC –Digitizing frequency issue (determine the bin size of the TDC value) Discriminator test result Trigger module.
RPC Electronics Overall system diagram –At detector –Inside racks Current status –Discriminator board –TDC board –Remaining task.
P07302 Summary Motor Controller Module. Team Members.
E. Hazen, Boston University BU Meeting, Apr. 6, 2001 Front-end Readout of the CMS Hadronic Forward Calorimeter (HF) Conceptual Design (Summary) by Eric.
P07301 Summary Data Acquisition Module. Team Members.
Proposal for the read out system for the future Si. Vertex Detector with signal processing and hit data production for a fast track trigger ? M. Pernicka.
Status and planning of the CMX Philippe Laurens for the MSU group Level-1 Calorimeter Trigger General Meeting, CERN May 24, 2012.
21 January 2003Paul Dauncey - UK Electronics1 UK Electronics Status and Issues Paul Dauncey Imperial College London.
SBS/A1n DAQ status Alexandre Camsonne August 28 th 2012.
Instrumentation Department John Coughlan Rutherford Appleton Laboratory14 November 2002 CMS Tracker Readout Effort Requirements in Instrumentation Department.
RF voltage and frequency interlocks A. Butterworth MP review 17/6/2010.
LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.
Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.
John Coughlan Tracker Week Feb FED Status FED Production Status Transition Card.
Gueorgui ANTCHEVPrague 3-7 September The TOTEM Front End Driver, its Components and Applications in the TOTEM Experiment G. Antchev a, b, P. Aspell.
J. Varela, LIP-Lisbon/CERN LEADE WG Meeting CERN, 29 March 2004 Requirements of CMS on the BST J. Varela LIP Lisbon / CERN LHC Experiment Accelerator Data.
Annual Review Cern -June 13th, 2006 F. Loddo I.N.F.N. Bari RPC Electronics: Technical Trigger Flavio Loddo I.N.F.N. Bari On behalf of the RPC-Trigger group.
Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.
Instrumentation DepartmentCCLRC Rutherford Appleton Laboratory28 March 2003 FED Project Plan 2003 FED Project aiming to satisfy 2 demands/timescales: Module.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
Upgrade to the Read-Out Driver for ATLAS Silicon Detectors Atlas Wisconsin/LBNL Group John Joseph March 21 st 2007 ATLAS Pixel B-Layer Upgrade Workshop.
Serial Data Link on Advanced TCA Back Plane M. Nomachi and S. Ajimura Osaka University, Japan CAMAC – FASTBUS – VME / Compact PCI What ’ s next?
ATLAS Trigger / current L1Calo Uli Schäfer 1 Jet/Energy module calo µ CTP L1.
Development of UW Pixel DAQ System Final Report : Winter 2015 Jimin Kim University of Washington Department of Mathematics/Physics March 20 th 2015.
John Coughlan Tracker Week October FED Status Production Status Acceptance Testing.
Final FED 1 Testing Set Up Testing idea and current status Preliminary results Future development Summary M. Noy
1/12/2010 R. CIARANFI 1 NEW NINO BOARD FOR RICH OLD AND NEW LOGISTIC NEW BOARD DESCRIPTION NEW MODULARITY 32 CH NEW FORM FACTOR FRONT END AREA AND DAQ.
Trigger Meeting: Greg Iles5 March The APV Emulator (APVE) Task 1. –The APV25 has a 10 event buffer in de-convolution mode. –Readout of an event =
Software Standard CMS FEC software for the control part We have been advised to look for a shortcut in order to give triggers to the VFAT via the FEC –We.
CMX Collection file for current diagrams 30-Apr-2014.
CSC ME1/1 Patch Panel Interconnect Board (PPIB) Mikhail Matveev Rice University February 27, 2013.
CMS FED Testing Update M. Noy Imperial College Silicon Group.
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
FED V1 Pulse Shape Issues System Meeting, CERN 14 th -16 th October 2003 M. Noy Imperial College London Pulse Shape Issues for the Tracker FED M. Noy Imperial.
S. Durkin, CMS EMU Meeting U.C. Davis Feb. 25, DMB Production 8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board 550 Production Boards.
Giovanni Grieco Marketing Division 9th Topical Seminar on Innovative Particle and Radiation Detectors May 2004 Siena,
Electronic System Design GroupInstrumentation DepartmentRob Halsall et al.Rutherford Appleton Laboratory30 July 2001 CMS Tracker FED CMS Tracker System.
CMS FED Testing Update M. Noy & J. Leaver Imperial College Silicon Group.
LECC2004: Performance of the CMS Silicon Tracker FED: Greg Iles13 September Performance of the CMS Silicon Tracker Front-End Driver 10th Workshop.
AFP Trigger DAQ and DCS Krzysztof Korcyl Institute of Nuclear Physics - Cracow on behalf of TDAQ and DCS subsystems.
Activities of 2008) Jinsook Kim, Yongwook Baek 1.
FED optical cabling issues Matthew Pearson. Meeting with Jan and Francois at tracker week Discussed the TTC splitter and optical cabling paper design.
16th May 2007 MICE tracker phone meeting 1 Setup test bench/ Installation DATE Hideyuki Sakamoto 16 th May 2007 MICE phone meeting.
Control for CTP and LTU boards in Run
SBS / A1n DAQ Alexandre Camsonne 02/27/2013. APV25 Standard VME access ok : can configure board Check address assignment in VME64X crate Need to debug.
CPT week May 2003Dominique Gigi CMS DAQ 1.Block diagram 2.Form Factor 3.Mezzanine card (transmitter SLINK64) 4.Test environment 5.Test done 1.Acquisition.
General Tracker Meeting: Greg Iles4 December Status of the APV Emulator (APVE) First what whyhow –Reminder of what the APVE is, why we need it and.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
E. Hazen - DTC1 DAQ / Trigger Card for HCAL SLHC Readout E. Hazen - Boston University.
LECC2003: The 96 Chann FED Tester: Greg Iles30 September The 96 channel FED Tester Outline: (1) Background (2) Requirements of the FED Tester (3)
CMX: Update on status and planning Yuri Ermoline, Wojciech Dan Edmunds, Philippe Laurens, Chip Michigan State University 7-Mar-2012.
Straw Working group Ferrara 4/9/2014. Outline Status and Plans Installation of Chambers 1-3 Chamber 4 Vacuum test SRB Readout, monitoring and software.
CHEP 2010, October 2010, Taipei, Taiwan 1 18 th International Conference on Computing in High Energy and Nuclear Physics This research project has.
Demo system of Belle2link Sun Dehui, Zhao Jingzhou,Liu zhen’an Trigger Lab IHEP.
E. Hazen1 MicroTCA for HCAL and CMS Review / Status E. Hazen - Boston University for the CMS Collaboration.
Update of MVD services and requests
Production Firmware - status Components TOTFED - status
ALICE Trigger Upgrade CTP and LTU PRR
CDR Project Summary and Issues
8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board
Front End Driver (FED) Crates and Racks +Tracker PSU racks
Digitally subtracted pulse between
Costas Foudas, Imperial College, Rm: 508, x47590
FED Design and EMU-to-DAQ Test
Presentation transcript:

Costas Foudas, The Tracker Interface to TCS, The CMS Silicon Tracker FED Crates What goes in the FED Crates ? What do we do about the VME controller ? Costas Foudas Imperial College What about the TTC fast signals ? FMM ?

Costas Foudas, The Tracker Interface to TCS, The Choice of VME Controller The FED will support VME64x (eventually) : Therefore we need to gain experience with the VEM64x protocol in the near future. Why ?: VME64x can reach up to 160 MBytes/sec theoretical block transfer (BLT) rate. Most liekly less than that but still faster than the old VME. 4 types of PCI-to-VME cards exist: Wiener (indeed), National Instruments, SBS, Struck. To my knowledge only the Struck one supports VME64x and can do 80 MBytes/sec real rate (I measured it in their lab at Hamburg). They claim to be firmware upgradeable to 100 Mbytes/sec. Keep in mind that in order to evaluate this card you need also a VME64x slave (FED or something else)

Costas Foudas, The Tracker Interface to TCS, The Struck PCI-to-VME64x Bridge It consists of 2 modules connected via optical link (Fiber):  The VME side is 6U 160 mm.  The PCI side consists of a mother board and the optical card. Installation  Just like the SBS  Linux public drivers available.

Costas Foudas, The Tracker Interface to TCS, The PCI module Standard PCI mother board Optical driver/receiver card

Costas Foudas, The Tracker Interface to TCS, Specification Uses a Sequencer to avoid overhead between VME transfers Long Optical connection. Also an 20 Km option. Supports 2 edge VME Block transfer (160 Mbytes/sec in theory )

Costas Foudas, The Tracker Interface to TCS, U 180 vs 9U 400 mm Why do it like this ? The VME master connects directly to the VME bus. The front panel is 9U VME and the Crate can close

Costas Foudas, The Tracker Interface to TCS, The FED Racks I 9U VME 9U VME 9U VME PC 9U FED VME CRATE Up to 17 FEDs  The VME Controller

Costas Foudas, The Tracker Interface to TCS, The Rack Design Need to get one of these and start asking questions: Where does all fit ? Is there enough cooling where we need it ? How do we route all the cables (optical or copper)

Costas Foudas, The Tracker Interface to TCS, VME Control PC  PC + 3 VME  cPCI Adapters VME Controller

Costas Foudas, The Tracker Interface to TCS, DAQ Connection Run control Racks PC VME Rack 14 PC VME Rack 1

Costas Foudas, The Tracker Interface to TCS, FED Fast Signals to TTS The FED outputs the 4 TTS signals on the P0 connector in LVDS. The different FED signals can by daisy chained to produce a crate summary or can be send individually to so FMM board. The merged fast signals are driven to the APVE input and are combined with those generated by the APVE. P0 LVDS Signals: Ready,Busy,Warn_OVF,O ut_of_Synch, Error

Costas Foudas, The Tracker Interface to TCS, The FED Racks II 9U VME 9U VME 9U VME PC 9U FED VME CRATE Up to 17 FEDs   The VME Controller The TTC dummy Card: It receives the TTC signals from P0 and send them to an FMM on their way to APVE.

Costas Foudas, The Tracker Interface to TCS, Summary Get a Struck module and evaluate it but it will not be of use till there is a VME64x slave. Need a design for getting the TTC signals from the P0 to the FMM. Need to start some system design of our rack, the crate and the signals.