Presentation is loading. Please wait.

Presentation is loading. Please wait.

John Coughlan Tracker Week October 2005 www.te.rl.ac.uk/esdg/cms-fed/qa_web 0 FED Status Production Status Acceptance Testing.

Similar presentations


Presentation on theme: "John Coughlan Tracker Week October 2005 www.te.rl.ac.uk/esdg/cms-fed/qa_web 0 FED Status Production Status Acceptance Testing."— Presentation transcript:

1 John Coughlan Tracker Week October 2005 www.te.rl.ac.uk/esdg/cms-fed/qa_web 0 FED Status Production Status Acceptance Testing

2 John Coughlan Tracker Week October 2005 www.te.rl.ac.uk/esdg/cms-fed/qa_web 1 FED Production Summary 1 st batch of 50 FED boards are almost all at RAL 2 nd batch of 50 at test at Assembly Plant, many already at RAL. 3 rd batch of 50 in production in progress. Board Quality of boards at RAL is good and is improving as we iron out minor faults. Test Crates & Software at Assembly Plant are working very well. 40 FEDs sent to CERN last week + 70 SLINK 6U VNE Transition cards at CERN already (to be tested with final DAQ link before completing production).

3 John Coughlan Tracker Week October 2005 www.te.rl.ac.uk/esdg/cms-fed/qa_web 2 Stage 1. Testing at Assembly Plant First Stages of Test are done at Assembly Plant. After standard Assembly QA procedures. Carried out by trained Assembly Plant Operatives using RAL/Imperial Test Equipment. 1. LHC Crate with Boundary Scan Test – For Digital circuitry incl BGAs 2. LHC Crate with Custom VME Test – For Analogue circuitry History of Test Results are stored in HTML files. Summary stored in EPROM on FED. LabView over Std FED Software

4 John Coughlan Tracker Week October 2005 www.te.rl.ac.uk/esdg/cms-fed/qa_web 3 FED Testing OptoRx VME 34 x FPGAs Custom Analogue Test TTC JTAG Boundary Scan Test Throttle SLink 96 ADC channels

5 John Coughlan Tracker Week October 2005 www.te.rl.ac.uk/esdg/cms-fed/qa_web 4 Stage 2. Testing at RAL Using FED Tester units and SLINK FEDKits… ORx Input Test SLINK and VME Fast Readout Test Throttle signal Test TTC Test Timing Calibration Test Power full crate (16 FEDs) for 24+ hours. Water Cooling for Rack installed to run 16 FEDs. FED Testers 16 FEDs FED under Test SLINK FEDKit Transition Cards are at Rear

6 John Coughlan Tracker Week October 2005 www.te.rl.ac.uk/esdg/cms-fed/qa_web 5 Testing so far… 1 st Batch of 50 FEDs received at RAL… Assembly Plant Tests: Company needed RAL help with ~ 6 boards. Others identified and corrected with minor repairs; solder bridges, couple ADCs replaced. 2 boards had a BGA rework. Quality of boards received at RAL is very good. Assembly testing has weeded out previous faults. Few minor issues, couple of dry joints, led wrong way round, missing air deflectors, TTC couplers. 2 boards replaced 1.5V DC converter, power up problem. Under investigation. Remaining 4 boards failing RAL acceptance Tests: No common failures. e.g. 1 with bad TTC ; 1 SLINK errors ; 1 warped board ; 1 no ORx channel ouput None of which would expect to find at Assembly test. Concerns: One LHC Final Crate Power Supply blew. But no FEDs were damaged. Long lead time on Xilinx FPGA ACE controller chip (~150 in hand, alternative sources being investigated).

7 John Coughlan Tracker Week October 2005 www.te.rl.ac.uk/esdg/cms-fed/qa_web 6 FED Firmware Improvements VME Interface Firmware is working stably with CAEN VME bridge (new Driver for SMP). VME Block Transfer Read Speed increased. from ~ 6 MBytes/sec to ~ 14 MBytes/sec (using CAEN with 16 FEDs in crate) to improve much further we will need go to MBLT64 (Mux 64 bit transfers) Fake Events (Raw Data or Zero Suppressed) is working. “Zero-Suppressed-Lite” mode (minimal data volume) is working. Clock Skews to ADCs improved, now providing v. smooth 25 x 1 nsec steps. should help with timing calibration Next : Spy Channel with Frame Trigger

8 John Coughlan Tracker Week October 2005 www.te.rl.ac.uk/esdg/cms-fed/qa_web 7 Other Items Production boards are only intended for large scale Tracker commissioning and USC. 24 Pre-Series FEDs have been delivered to date for use in LSA / DAQ tests. Pre-Series are identical to Production boards. “Vertical Slice” Test. Test of Production FED with other Production Tracker/CMS Electronic systems needed. Stage 3. Acceptance testing at CERN 904. Test delivered FEDs in 904 crates. Aim to test and install: “FED + Transition card + SLINK Transmitter CMC” as unit ?

9 John Coughlan Tracker Week October 2005 www.te.rl.ac.uk/esdg/cms-fed/qa_web 8 Summary + 70 SLINK Transition cards at CERN Board production is progressing to plan. Good working arrangements between Assembly company and RAL Test effort. 40 FEDs delivered and a further ~ 20 FEDs ready to send.

10 John Coughlan Tracker Week October 2005 www.te.rl.ac.uk/esdg/cms-fed/qa_web 9 Spare Slides

11 John Coughlan Tracker Week October 2005 www.te.rl.ac.uk/esdg/cms-fed/qa_web 10 Close up

12 John Coughlan Tracker Week October 2005 www.te.rl.ac.uk/esdg/cms-fed/qa_web 11 ADC Clock Skewing Improved Presently

13 John Coughlan Tracker Week October 2005 www.te.rl.ac.uk/esdg/cms-fed/qa_web 12 Temperatures in Full Crate


Download ppt "John Coughlan Tracker Week October 2005 www.te.rl.ac.uk/esdg/cms-fed/qa_web 0 FED Status Production Status Acceptance Testing."

Similar presentations


Ads by Google