NSC-2 Hybrid Hall Effect Devices -- a Novel Building Block for Reconfigurable Logic Steve Ferrera, Nicholas P. Carter University of Illinois at Urbana-Champaign.

Slides:



Advertisements
Similar presentations
FPGA (Field Programmable Gate Array)
Advertisements

Introduction to Programmable Logic John Coughlan RAL Technology Department Electronics Division.
Lecture 15 Finite State Machine Implementation
+ CS 325: CS Hardware and Software Organization and Architecture Internal Memory.
Introduction to Sequential Logic Design Latches. 2 Terminology A bistable memory device is the generic term for the elements we are studying. Latches.
Flip-Flops Computer Organization I 1 June 2010 © McQuain, Feng & Ribbens A clock is a free-running signal with a cycle time. A clock may be.
1 Fundamentals of Computer Science Sequential Circuits.
Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
Introduction to Sequential Logic Design Bistable elements Latches.
SYEN 3330 Digital SystemsJung H. Kim 1 SYEN 3330 Digital Systems Chapter 6 – Part 1.
CP208 Digital Electronics Class Lecture 11 May 13, 2009.
2007 MURI Review The Effect of Voltage Fluctuations on the Single Event Transient Response of Deep Submicron Digital Circuits Matthew J. Gadlage 1,2, Ronald.
Asynchronous Sequential Logic
DC/DC Switching Power Converter with Radiation Hardened Digital Control Based on SRAM FPGAs F. Baronti 1, P.C. Adell 2, W.T. Holman 2, R.D. Schrimpf 2,
Gated Hybrid Hall Effect (HHE) devices on silicon
Magnetic sensors and logic gates Ling Zhou EE698A.
Programmable logic and FPGA
Project 3 Build an Astable Multivibrator
Chapter #6: Sequential Logic Design 6.2 Timing Methodologies
Sequential Circuit  It is a type of logic circuit whose output depends not only on the present value of its input signals but on the past history of its.
Digital Integrated Circuits for Communication
EE 261 – Introduction to Logic Circuits Module #8 Page 1 EE 261 – Introduction to Logic Circuits Module #8 – Programmable Logic & Memory Topics A.Programmable.
© Digital Integrated Circuits 2nd Sequential Circuits Digital Integrated Circuits A Design Perspective Designing Sequential Logic Circuits Jan M. Rabaey.
DSD Presentation Introduction of Actel FPGA. page 22015/9/11 Presentation Outline  Overview  Actel FPGA Characteristic  Actel FPGA Architecture  Actel.
Transistors and Logic Circuits. Transistor control voltage in voltage out control high allows current to flow -- switch is closed (on) control low stops.
Memory and Programmable Logic Dr. Ashraf Armoush © 2010 Dr. Ashraf Armoush.
EGRE 427 Advanced Digital Design Figures from Application-Specific Integrated Circuits, Michael John Sebastian Smith, Addison Wesley, 1997 Chapter 4 Programmable.
Logic and Computer Design Dr. Sanjay P. Ahuja, Ph.D. FIS Distinguished Professor of CIS ( ) School of Computing, UNF.
1 Boolean Algebra & Logic Gates. 2 Objectives Understand the relationship between Boolean logic and digital computer circuits. Learn how to design simple.
Memory and Programmable Logic Memory device: Device to which binary information is transferred for storage, and from which information is available for.
CMOS Schmitt Trigger Test Circuit Mitchell Belser, P.E. Visiting Instructor Department of Computer Engineering Jackson State University
DCSL & LVDCSL: A High Fan-in, High Performance Differential Current Switch Logic Families Dinesh Somasekhaar, Kaushik Roy Presented by Hazem Awad.
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR FPGA Fabric n Elements of an FPGA fabric –Logic element –Placement –Wiring –I/O.
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.
Programmable Logic Devices
XIAOYU HU AANCHAL GUPTA Multi Threshold Technique for High Speed and Low Power Consumption CMOS Circuits.
Basic Sequential Components CT101 – Computing Systems Organization.
Gates and Logic Dr John Cowell phones off (please)
SPINTRONICS …… A QUANTUM LEAP PRESENTED BY: DEEPAK 126/05.
1 Leakage Power Analysis of a 90nm FPGA Authors: Tim Tuan (Xilinx), Bocheng Lai (UCLA) Presenter: Sang-Kyo Han (ECE, University of Maryland) Published.
M.Mohajjel. Why? TTM (Time-to-market) Prototyping Reconfigurable and Custom Computing 2Digital System Design.
FPGA-Based System Design: Chapter 1 Copyright  2004 Prentice Hall PTR Moore’s Law n Gordon Moore: co-founder of Intel. n Predicted that number of transistors.
Sequential Logic Computer Organization II 1 © McQuain A clock is a free-running signal with a cycle time. A clock may be either high or.
March 28, Glitch Reduction for Altera Stratix II devices Tomasz S. Czajkowski PhD Candidate University of Toronto Supervisor: Professor Stephen D.
CEC 220 Digital Circuit Design Programmable Logic Devices
1 Practical Design and Performance Evaluation of Completion Detection Circuits Fu-Chiung Cheng Department of Computer Science Columbia University.
CO5023 Latches, Flip-Flops and Decoders. Sequential Circuit What does this do? The OUTPUT of a sequential circuit is determined by the current output.
A Design Flow for Optimal Circuit Design Using Resource and Timing Estimation Farnaz Gharibian and Kenneth B. Kent {f.gharibian, unb.ca Faculty.
CHAPTER 6: MOSFET & RELATED DEVICES CHAPTER 6: MOSFET & RELATED DEVICES Part 2.
Delivered by.. Love Jain p08ec907. Design Styles  Full-custom  Cell-based  Gate array  Programmable logic Field programmable gate array (FPGA)
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.
Introduction to Field Programmable Gate Arrays (FPGAs) EDL Spring 2016 Johns Hopkins University Electrical and Computer Engineering March 2, 2016.
Lecture 1 Gunjeet kaur Dronacharya group of institutions.
Appendix C Basics of Logic Design. Appendix C — Logic Basic — 2 Logic Design Basics §4.2 Logic Design Conventions Objective: To understand how to build.
LATCHED, FLIP-FLOPS,AND TIMERS
Transistors and Logic Circuits
An FPGA Implementation of a Brushless DC Motor Speed Controller
Clocks A clock is a free-running signal with a cycle time.
Instructor: Alexander Stoytchev
CSCI-100 Introduction to Computing
From Silicon to Microelectronics Yahya Lakys EE & CE 200 Fall 2014
Sequential Circuits Most digital systems like digital watches, digital phones, digital computers, digital traffic light controllers and so on require.
Latches and Flip-flops
Project 3 Build an Astable Multivibrator
Instructor: Alexander Stoytchev
Instructor: Alexander Stoytchev
Project 3 Build an Astable Multivibrator
Sequential Logic.
CS149D Elements of Computer Science
Programmable logic and FPGA
Presentation transcript:

NSC-2 Hybrid Hall Effect Devices -- a Novel Building Block for Reconfigurable Logic Steve Ferrera, Nicholas P. Carter University of Illinois at Urbana-Champaign

NSC-2 Outline Motivation The HHE Device Reconfigurable Gates Using HHE Devices Simulation Results Conclusion

NSC-2 Motivation SRAM-based lookup tables are the dominant implementation technology for reconfigurable logic –Fast –High Density –Volatile – lose state without power –Vulnerable to alpha particle strikes and other effects (importance of this depends on application)

NSC-2 Motivation 2 Magnetoelectronic devices have the potential to overcome many of the limitations of SRAM –Non-volatile – retain state without power –Can integrate computation with storage –Radiation-tolerant, although affected by magnetic fields

NSC-2 Hybrid Hall Effect Device

NSC-2 Hysteresis Loop Once magnetized in a given direction, ferromagnetic element retains its state without requiring an external magnetic field

NSC-2 Reconfigurable HHE Gate

NSC-2 Reset-Based Gate Two-wire HHE gate to simplify circuitry Reset pulse sets gate to logical 0 Evaluation pulse conditionally sets gate to logical 1

NSC-2 Limitations of Reset-Based Design High power consumption –RESET pulse draws enough current to set magnetization state of the HHE device on every cycle, even if gate output remains constant Multi-phase clocking

NSC-2 Reconfigurable Gate With Output Feedback Use output voltage to prevent current flow through input wire corresponding to current state of the gate Single PULSE signal triggers evaluation of gate

NSC-2 Simulation Implemented HSPICE model of HHE device –Very accurate model of magnetization curve –Timing much more approximate

NSC-2 4-Input Reconfigurable Gate

NSC-2 Reset Pulse Vs. Output Feedback Output feedback design consumes 2.4x less power than reset pulse design, though this will vary depending on input pattern

NSC-2 Future Plans Working with researchers at the NRL to fabricate the circuits described here Exploring PLA designs based on HHE devices Threshold logic circuits –Issue: fabrication variance Longer term: Trade off device usage vs wiring complexity in HHE-based FPGAs

NSC-2 Conclusion HHE devices are a promising alternative to pure-CMOS reconfigurable logic in applications where non-volatility is important Have demonstrated a number of circuits that integrate HHE devices with more- conventional CMOS to implement reconfigurable gates