CO UNIT-I. 2 Multiplexers: A multiplexer selects information from an input line and directs the information to an output line A typical multiplexer has.

Slides:



Advertisements
Similar presentations
Modular Combinational Logic
Advertisements

Digital Logic Design Week 7 Encoders, Decoders, Multiplexers, Demuxes.
Multiplexer. A multiplexer (MUX) is a device which selects one of many inputs to a single output. The selection is done by using an input address. Hence,
Decoders/DeMUXs CS370 – Spring Decoder: single data input, n control inputs, 2 outputs control inputs (called select S) represent Binary index of.
1 KU College of Engineering Elec 204: Digital Systems Design Lecture 9 Programmable Configurations Read Only Memory (ROM) – –a fixed array of AND gates.
CHAPTER 2 Digital Combinational Logic/Arithmetic Circuits.
Code Converters, Multiplexers and Demultiplexers
COE 202: Digital Logic Design Combinational Circuits Part 3 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office: Ahmad Almulhem, KFUPM.
1 CS 140 Lecture 12 Standard Combinational Modules Professor CK Cheng CSE Dept. UC San Diego.
CS 140 Lecture 12 Professor CK Cheng 11/07/02. Part III - Standard Modules Decoder, Encoder, Mux, DeMux, Shifter, Adder, Multiplexer Interconnect: Decoder,
Combinational Logic Building Blocks
Combinational Logic1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
ECE 301 – Digital Electronics Multiplexers and Demultiplexers (Lecture #12)
Chapter2 Digital Components Dr. Bernard Chen Ph.D. University of Central Arkansas Spring 2009.
 Combinational circuit that selects binary information from one of many input lines and directs information to a single output line.
Logic Gates Combinational Circuits
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Logic and Computer Design.
Combinational Logic Chapter 4.
9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexers.
Outline Decoder Encoder Mux. Decoder Accepts a value and decodes it Output corresponds to value of n inputs Consists of: Inputs (n) Outputs (2 n, numbered.
Top-down modular design
Combinational Logic Design
Decoders.
Combinational Circuit – Arithmetic Circuit
ABCDNumber = Off 1 = On Binary Coded Decimal (BCD)
Combinational Logic. Outline 4.1 Introduction 4.2 Combinational Circuits 4.3 Analysis Procedure 4.4 Design Procedure 4.5 Binary Adder- Subtractor 4.6.
COE 202: Digital Logic Design Combinational Circuits Part 3 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office: Ahmad Almulhem, KFUPM.
1 Digital Logic Design Week 7 Decoders, encoders and multiplexers.
WEEK #9 FUNCTIONS OF COMBINATIONAL LOGIC (DECODERS & MUX EXPANSION)
Combinational Design, Part 3: Functional Blocks
1 CS151: Digital Design Chapters 4, 5 Review. CS Question 1 Design a combinational circuit for a Roller-Coaster ride in an amusement park. The design.
1 Combinational Logic Design Digital Computer Logic Kashif Bashir
Logical Circuit Design Week 6,7: Logic Design of Combinational Circuits Mentor Hamiti, MSc Office ,
Morgan Kaufmann Publishers
Multiplexers and Demultiplexers
CS 151  What does the full truth table look like? InputsOutputs D3D3 D2D2 D1D1 D0D0 A1A1 A0A0 V 0000XX
Decoders, Encoders, Multiplexers
CS151 Introduction to Digital Design
Computer Science 210 Computer Organization Control Circuits Decoders and Multiplexers.
Magnitude Comparator A magnitude comparator is a combinational circuit that compares two numbers, A and B, and then determines their relative magnitudes.
Combinational Circuit Design. Digital Circuits Combinational CircuitsSequential Circuits Output is determined by current values of inputs only. Output.
Multiplexors Decoders  Decoders are used for forming separate signals for different combination of input signals.  The multiplexer circuit is a digital.
ECE/CS 352 Digital System Fundamentals© T. Kaminski & C. Kime 1 ECE/CS 352 Digital Systems Fundamentals Spring 2001 Chapter 3 -Part 2 Tom Kaminski & Charles.
SYEN 3330 Digital SystemsJung H. Kim Chapter SYEN 3330 Digital Systems Chapter 4 -Part 1.
Company LOGO Edit your slogan here DKT 122/3 DIGITAL SYSTEM 1 WEEK #8 FUNCTIONS OF COMBINATIONAL LOGIC (ENCODER & DECODER, MUX & DEMUX)
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Multiplexers.
MSI Combinational logic circuits
1 DLD Lecture 16 More Multiplexers, Encoders and Decoders.
3.13 How many output lines will a five-input decoder have?
Multiplexer.
Decoders A decoder is a logic circuit that detects the presence of a specific combination of bits at its input. Two simple decoders that detect the presence.
ACOE161 (Spring2007)MSI Devices1 Revision on MSI Devices M. Mano & C. Kime: Logic and Computer Design Fundamentals (Chapter 5)
Lecture No. 18 Combinational Functional Devices. Recap Decoder Decoder –3-to-8 Decoder –Cascading of Decoders 4-to-16 decoder –Implementing SOP & POS.
MSI Circuits.
CHAPTER 2 Digital Combinational Logic/Arithmetic Circuits.
Multiplexer.
Computer Science 210 Computer Organization
CS221: Digital Logic Design Combinational Circuits 3
More Devices: Control (Making Choices)
Combinational Logic Circuits
Combinational Circuit Design
Computer Science 210 Computer Organization
FIGURE 4.1 Block diagram of combinational circuit
13 Digital Logic Circuits.
Electronics for Physicists
Digital System Design Combinational Logic
Adder, Subtructer, Encoder, Decoder, Multiplexer, Demultiplexer
Arithmetic Circuits.
ECE2030 HW-6.
Presentation transcript:

CO UNIT-I

2 Multiplexers: A multiplexer selects information from an input line and directs the information to an output line A typical multiplexer has – n selection control inputs (S n  1, … S 0 ) – 2 n information data inputs (I 2 n  1, … I 0 ) – one output Y

3 Multiplexers (continued) A multiplexer can be designed to have – n selection inputs – m information inputs with m  2 n

Design of a 2/1 Mux 2/1 mux Block Diagram Truth Table D1D1 D0D0 S O S D 1 D 0 O

A Single Bit 4-to-1 Line Multiplexer 4-to-1-Line Multiplexer I0I0 I1I1 I2I2 I3I3 I0I1I2I3I0I1I2I3

Uses of Multiplexers – Used in data communications for several computers to communicate over 1 line – Used in radio to select one channel from many – Used to route data within a computer – Used for function generation

Demultiplexer Takes one input Out to one of 2 n possible outputs 1-to-4-Line Demultiplexer

Encoder Encoder is the opposite of decoder 2 n inputs – or less – 10 inputs in “Decimal to BCD” encoder: I 0, I 1, I 2, I 3, …, I 9 n outputs – 4 output lines “Decimal to BCD”encoder

Truth Table: 8-to-3 Binary Encoder

Decoders Typically n inputs and 2 n outputs The output line corresponding to the input code is high 1-to-2 Line Decoder

11 2-to-4-Line Decoder  Note that the 2-4-line made up of 2 1-to-2- line decoders and 4 AND gates. Decoder Examples A A D D D D (a) D 0 A 1 A 0 D 1 A 1 A 0 D 2 A 1 A 0 D 3 A 1 A 0 (b) A 1 A 0 = = = =

2-to-4 Decoder with Enable

Uses for Decoders Binary number might serve to select some operation – Computer operation codes are encoded Decoder lines might select add operation, or subtract operation, or multiply operation, etc. Memory address lines