ILC Instrumentation R&D at SCIPP ALCPG ‘09 University of New Mexico September 29 – October 3 2009 Bruce Schumm Santa Cruz Institute for Particle Physics.

Slides:



Advertisements
Similar presentations
LCFI Collaboration Status Report LCWS 2004 Paris Joel Goldstein for the LCFI Collaboration Bristol, Lancaster, Liverpool, Oxford, RAL.
Advertisements

Specific requirements for analog electronics of a high counting rate TRD Vasile Catanescu NIHAM - Bucharest CBM 10th Collaboration Meeting Sept 25 – 28,
Bulk Micromegas Our Micromegas detectors are fabricated using the Bulk technology The fabrication consists in the lamination of a steel woven mesh and.
Long Shaping-time Silicon Readout Bruce Schumm University of California, Santa Cruz Amsterdam ECFA-DESY Workshop April
SCIPP R&D on Time-Over-Threshold Electronics and Long-Ladder Readout Beijing Linear Collider Workshop Beijing, China February Bruce Schumm.
Long Shaping-time Silicon Readout Bruce Schumm UC Santa Cruz Arlington Linear Collider Workshop January
Victoria04 R. Frey1 Silicon/Tungsten ECal Status and Progress Ray Frey University of Oregon Victoria ALCPG Workshop July 29, 2004 Overview Current R&D.
SCIPP R&D on Long Shaping- Time Electronics SLAC SiD Workshop October 26-29, 2006 Bruce Schumm.
ILC R&D at SCIPP: Progress Report De-scoped ($97.5K) Proposal Activities Radiation Hardness for BeamCal sensors (new; with SLAC) KPiX/Double Metal Performance.
ILC Instrumentation R&D at SCIPP ILCWS ‘08 University of Illinois at Chicago November Bruce Schumm Santa Cruz Institute for Particle Physics.
SCIPP R&D on Time-Over-Threshold Electronics and Long-Ladder Readout Beijing Linear Collider Workshop Beijing, China February Bruce Schumm.
Read-out strips (roughly). Some initial observations: *) We are exercising the chip well above the “tracking” region. Lowest workable input charges are.
Progress towards a Long Shaping-Time Readout for Silicon Strips Bruce Schumm SCIPP & UC Santa Cruz SiLC Meeting November 18, 2005.
Beyond the Large Hadron Collider: R&D Towards an International Linear Collider Bruce Schumm SCIPP & UC Santa Cruz San Jose State Physics Seminar April.
Highlights from the Tracking Sessions 12 talks in three sessions Rough accounting: ILD SiD Generic OR- Gaseous Solid State
SCIPP R&D on the International Linear Collider Detector SCIPP Review May 18, 2006 Presenter: Bruce Schumm.
The SCIPP LSTFE Time-Over- Threshold Electronics Readout Project SILC Meeting, Santander, Spain December, 2008 Bruce Schumm Santa Cruz Institute.
Progress towards a Long Shaping-Time Readout for Silicon Strips Bruce Schumm SCIPP & UC Santa Cruz SLAC LC Workshop January 6-10, 2004.
Progress towards a Long Shaping-Time Readout for Silicon Strips Bruce Schumm SCIPP & UC Santa Cruz SLAC LCWS05 July 28-31, 2004.
GLAST LAT Readout Electronics Marcus ZieglerIEEE SCIPP The Silicon Tracker Readout Electronics of the Gamma-ray Large Area Space Telescope Marcus.
August SGSS front end, Summary August 2008 Edwin Spencer, SCIPP1 SGST Preview SCIPP, UC Santa Cruz Andrey Martchovsky Gregory Horn Edwin Spencer.
SCIPP R&D on Long Shaping- Time Electronics 4 th SiLC Meeting Barcelona, Spain (by remote connection) December Bruce Schumm.
Progress towards a Long Shaping-Time Readout for Silicon Strips Bruce Schumm SCIPP & UC Santa Cruz SLAC LCWS05 July 28-31, 2004.
SCIPP R&D on Long Shaping- Time Electronics SLAC SiD Workshop October 26-28, 2006 Bruce Schumm.
SCIPP R&D on Linear Collider Tracking – Hardware and Simulation DOE Site Visit June Bruce Schumm Santa Cruz Institute for Particle Physics.
SCIPP R&D on Long Shaping- Time Electronics ALCPG Workshop Vancouver, BC, Canada July 19-22, 2006 Bruce Schumm.
SCIPP R&D on Time-Over- Threshold Electronics and Long- Ladder Readout LCWS 07 DESY May 30 – June Bruce Schumm Santa Cruz Institute for Particle.
Progress towards a Long Shaping-Time Readout for Silicon Strips Bruce Schumm SCIPP & UC Santa Cruz Victoria Linear Collider Workshop July 28-31, 2004.
Patrick Spradlin, SCIPP trip to LLU, May 2, 2001 Detector Characteristics.
SCIPP R&D on Linear Collider Tracking – Hardware and Simulation DOE Site Visit June Bruce Schumm Santa Cruz Institute for Particle Physics.
19 March 2005 LCWS 05 M. Breidenbach 1 SiD Electronic Concepts SLAC –D. Freytag –G. Haller –J. Deng –mb Oregon –J. Brau –R. Frey –D. Strom BNL –V. Radeka.
Performance of the DZero Layer 0 Detector Marvin Johnson For the DZero Silicon Group.
SiD EMCal Testbeam Prototype M. Breidenbach for the SiD EMCal and Electronics Subsystems.
Oct, 2000CMS Tracker Electronics1 APV25s1 STATUS Testing started beginning September 1 wafer cut, others left for probing 10 chips mounted on test boards.
U.S. ATLAS Executive Meeting Upgrade R&D August 3, 2005Toronto, Canada A. Seiden UC Santa Cruz.
Preliminary LumiCAL FEE Specification Presented by Alexander Solin NC PHEP FCAL collaboration meeting, February 12-13, 2006, Krakow (INP PAS),
Silicon Microstrip R&D at SCIPP and the University of California at Santa Cruz Future Linear Colliders Spanish Network Universidad de Sevilla February.
L.Royer– Calice DESY – July 2010 Laurent ROYER, Samuel MANEN, Pascal GAY LPC Clermont-Ferrand R&D LPC Clermont-Fd dedicated to the.
Progress towards a Long Shaping-Time Readout for Silicon Strips Bruce Schumm SCIPP & UC Santa Cruz Cornell LC Workshop July 13-16, 2003.
LCFI Collaboration Status Report LCUK Meeting Oxford, 29/1/2004 Joel Goldstein for the LCFI Collaboration Bristol, Lancaster, Liverpool, Oxford, QMUL,
ILC Tracking R&D at SCIPP SiD Workshop Thursday, June Bruce Schumm Santa Cruz Institute for Particle Physics.
ASIC Wafer Test System for the ATLAS Semiconductor Tracker Front-End Chip.
B.Satyanarayana, TIFR, Mumbai. Architecture of front-end ASIC INO Collaboration Meeting VECC, Kolkata July 11-13, Amp_out 8:1 Analog Multiplexer.
First results from PADI-2 Mircea Ciobanu CBM Collaboration Meeting March 10 –13, 2009 GSI-Darmstadt FEE1.
Progress on STS CSA chip development E. Atkin Department of Electronics, MEPhI A.Voronin SINP, MSU.
Highlights From ILC R&D at SCIPP LCWS 2010 Friendship Hotel, Beijing, PRC March Bruce Schumm Santa Cruz Institute for Particle Physics.
ILC Instrumentation and Simulation R&D at SCIPP DOE Site Visit Thursday, June 18, 2009 Bruce Schumm Santa Cruz Institute for Particle Physics.
ILC Instrumentation R&D at SCIPP ILCWS ‘08 University of Illinois at Chicago November Bruce Schumm Santa Cruz Institute for Particle Physics.
R&D Towards a Linear Collider Detector DOE Site Visit Wednesday July 27, 2011 Senior: Fadeyev, Schumm, Spencer Students: Bogert, Carman **, Chappelletvolpini.
65 nm CMOS analog front-end for pixel detectors at the HL-LHC
SCIPP R&D on the International Linear Collider Detector DOE Site Visit June 28, 2005 Presenter: Bruce Schumm.
The development of the readout ASIC for the pair-monitor with SOI technology ~irradiation test~ Yutaro Sato Tohoku Univ. 29 th Mar  Introduction.
- Performance Studies & Production of the LHCb Silicon Tracker Stefan Koestner (University Zurich) on behalf of the Silicon Tracker Collaboration IT -
Development of radiation hard Sensors & Cables for the CBM Silicon Tracking System Sudeep Chatterji On behalf of CBM-STS Collaboration GSI Helmholtz Centre.
Tracking R&D at SCIPP: Charge Division Long Ladder Readout Noise Non-Prompt Tracks with SiD CERN Linear Collider Workshop October
SCIPP R&D on the International Linear Collider Detector DOE Site Visit June 8, 2006 Presenter: Bruce Schumm.
MuTr Chamber properties K.Shoji Kyoto Univ.. Measurement of MuTr raw signal Use oscilloscope & LabView Read 1 strip HV 1850V Gas mixture Ar:CO 2 :CF 4.
Silicon Microstrip Tracking R&D in the US SiLC Collaboration Meeting University of Paris VII January 25, 2010 Bruce Schumm Santa Cruz Institute for Particle.
ILC Instrumentation R&D at SCIPP ALCPG ‘09 University of New Mexico September 29 – October Bruce Schumm Santa Cruz Institute for Particle Physics.
Front-end Electronic for the CALICE ECAL Physic Prototype Christophe de La Taille Julien Fleury Gisèle Martin-Chassard Front-end Electronic for the CALICE.
ILC Instrumentation and Simulation R&D at SCIPP DOE Site Visit Thursday, June 18, 2009 Bruce Schumm Santa Cruz Institute for Particle Physics.
FCAL Takashi Maruyama SLAC SiD Workshop, 15 – 17 November, 2010, Eugene, Oregon.
Performance of the PHENIX NCC Prototype Michael Merkin Skobeltyn Institute of Nuclear Physics Moscow State University.
Thought on SCIPP’s Participation in SiLC Test Beam Activities
Time-Over-Threshold Readout Long Ladder Readout Noise
Results achieved so far to improve the RPC rate capability
FCAL Activity at the UC Santa Cruz Institute for Particle Physics (SCIPP) Bruce Schumm Principle Investigator 1.
ILC Instrumentation R&D at SCIPP
SiD Electronic Concepts
BESIII EMC electronics
Presentation transcript:

ILC Instrumentation R&D at SCIPP ALCPG ‘09 University of New Mexico September 29 – October Bruce Schumm Santa Cruz Institute for Particle Physics

Faculty/Senior Vitaliy Fadeyev Alex Grillo Bruce Schumm Collaborator Rich Partridge Undergrads Jerome Carman Kelsey Collier Jared Newmiller Dale Owens Sheena Schier Amy Simonis The SCIPP/UCSC SiLC/SiD GROUP (Harwdare R&D Participants) Lead Engineer: Ned Spencer Technical Staff: Max Wilder, Forest Martinez-McKinney All participants are mostly working on other things (BaBar, ATLAS, biophysics…) Students: undergrad physics and/or engineering majors at UCSC

Recent Areas of Inquiry ILC-Specific SiD sensor testing Performance of KPIX as a tracking chip LSTFE front-end chip development Generic Charge division and longitudinal resolution (see Jerome Carman talk) Noise sources in high-resolution limit

KPIX/DOUBLE METAL TESTING

SiD Sensor Testing SiD 10cm x 10cm “tile” intended for “KPIX” kilo-channel bump-bond ASIC. Resistance from strips as well as traces. First look by SCIPP (Sean Crosby) Also looked at “charge division” sensor; want to read out 600 k  implant at both ends; confirmed strip that shorts implant (268  ) mistakenly added by manufacturer. (Would like to savage one to measure implant resistance)

Magnification of SiD “Charge Division” Sensor Probably vias to implant

Sensors bias at ~50 V. Capacitance shown is for all 1840 strips, but strips to backplane only SiD Tiles: Biasing and Plane-to-Plane Capacitance For now: single sensor (sensor #26)

SiD Leakage Current (sensor #26): Average leakage for 1840 channels is about ~160 pA/channel Measured strip and trace resistances for two sensors: Sensor Number Strip Res.Typical Trace Res Looks a bit odd (just first blush still…)

Studies of KPiX Performance as a Tracking Chip Just getting underway at SCIPP; expect to ramp up over the next 12 months. Start with amplifier/discriminator studies (essential for tracking); use maximum gain setting

Studies just getting underway at SCIPP (Sheena Schier, UCSC undergrad) Use comparator setting to measure amplifier response properties Look at 64-channel KPiX-7 Four channels appear to give uncharacteristic behavior (looking into this) Look at gain, offset, comparator variation for remaining 60 channels Use of KPiX as a Tracking Chip

KPiX “Gain” (mV/0.1fC) by Channel (x10) Gain in mV per 1/10 fC Four mis-behaving channels RMS Spread ~4%

0-Charge Input Offset (mV) by Channel (x10) Offset in mV for no input charge Four mis-behaving channels

True Input Charge; Nominal 1.2fC Threshold (x10) For 60 reliable channels Note: For KPiX, can choose between four threshold voltages (as opposed to the single voltage applied for this study) to compensate for this variation. RMS Spread ~ 0.20 fC (1250 e - )

Studies very preliminary (first results last week) Chip unloaded  not quoting noise results yet (working on sensor connections) Need to look at four “failing” channels Need to understand effect of outliers in “true input charge” distribution  Channel yield issue Comments on SCIPP KPiX Studies

DEVELOPMENT OF THE LSTFE FRONT-END ASIC

1-3  s shaping time (LSTFE-I is ~1.2  s); analog measurement is Time-Over-Threshold Process: TSMC 0.25  m CMOS The LSTFE ASIC

1/4 mip 1 mip 128 mip Operating point threshold Readout threshold High gain advantageous for overall performance (channel matching)

Noise vs. Capacitance (at  shape = 1.2  s) Measured dependence is roughly (noise in equivalent electrons)  noise = *C with C in pF. Experience at 0.5  m had suggested that model noise parameters needed to be boosted by 20% or so; these results suggest 0.25  m model parameters are accurate  Noise performance somewhat better than anticipated. Observed Expected 1 meter EQUIVALENT CAPACITANCE STUDY

LSTFE-II Prototype Additional “quiescent” feedback to improve power- cycling switch-on from 30 msec to 1 msec Improved environmental isolation Additional amplification stage to improve S/N, control of shaping time, and channel-to-channel matching Improved control of return-to-baseline for < 4 mip signals (time-over-threshold resolution) 128 Channels (256 comparators) read out at 3 MHz, multiplexed onto 8 LVDS outputs Fast power-switching problem; traced to “standard” analog memory cell (probably process leakage).

READOUT NOISE FOR LINEAR COLLIDER APPLICATIONS

Readout Noise for Linear Collider Applications Use of silicon strip sensors at the ILC tend towards different limits than for hadron collider or astrophysical applications:  Long shaping time  Resistive strips (narrow and/or long) But must also achieve lowest possible noise to meet ILC resolution goals. How well do we understand Si strip readout noise, particularly for resistive networks? How can we minimize noise for resistive networks?

Standard Form for Readout Noise (Spieler) Series Resistance Amplifier Noise (series)Amplifier Noise (parallel) Parallel Resistance F i and F v are signal shape parameters that can be determined from average scope traces. There is some circumstantial evidence that this may be an oversimplification, particularly for the case of series noise…

CDF L00 Sensor “Snake” CDF L00 strips: 310 Ohms per 7.75cm strip (~3x GLAST)  Long-ladder readout noise dominated by series noise (?) Construct ladder by bonding strips together in “snake” pattern (Sean Crosby) At long shaping-time, bias resistors introduce dominant parallel noise contribution  Sever and replace with custom biasing structure (significant challenge…) Thanks to Sean Crosby and Kelsey Collier, UCSC undergraduate thesis students

Expected Noise for Custom-Biased L00 Ladder Spieler formula suggests that series noise should dominate for ladders of greater than 5 or so sensors.

CDF L00 Sensor “Snake” CDF L00 “Snake” LSTFE1 chip on Readout Board

CDF L00 Sensor “Snake” CDF L00 “Snake” LSTFE1 chip on Readout Board

Preliminary results, after lengthy effort to eliminate non-fundamental noise sources… Strip noise should dominate after ~5 sensor lengths Spieler expectation; including all shaping effects Repeating measurement, refining calibration (Kelsey Collier); will also develop PSpice simulation & explore readout from center of “snake” ladder Measured noise