1 GTK-WG Meeting, CERN, Apr 1st 2014, A. Cotta Ramusino for INFN and Dip. Fisica FE “off-detector” readout electronics for the Gigatracker: status update.

Slides:



Advertisements
Similar presentations
Controller Tests Stephen Kaye Controller Test Motivation Testing the controller before the next generation helps to shake out any remaining.
Advertisements

The LAr ROD Project and Online Activities Arno Straessner and Alain, Daniel, Annie, Manuel, Imma, Eric, Jean-Pierre,... Journée de réflexion du DPNC Centre.
Cluster Processor Module : Status, test progress and plan Joint Meeting, Mainz, March 2003.
EUDRB: the data reduction board of the EUDET pixel telescope Lorenzo Chiarelli, Angelo Cotta Ramusino, Livio Piemontese, Davide Spazian Università & INFN.
t Popularity of the Internet t Provides universal interconnection between individual groups that use different hardware suited for their needs t Based.
Uli Schäfer 1 JEM: Status and plans JEM1.2 Status Test results Plans.
Uli Schäfer 1 JEM1: Status and plans JEM1.1 Status Plans.
Uli Schäfer 1 Production modules Status Plans JEM: Status and plans.
Uli Schäfer 1 JEM1: Status and plans power Jet Sum R S T U VME CC RM ACE CAN Flash TTC JEM1.0 status JEM1.1 Plans.
Kabuki 2800 “a real-time digital audio effects system for performance” team “Big Country” presents ECEN4610 Preliminary Design Review 14 September 2006.
1 Tell10 Guido Haefeli, Lausanne Electronics upgrade meeting 10.February 2011.
Fabrication & Assembly of Opto-Rx12 Modules for CMS- Preshower S. K. Lalwani Electronics Division Bhabha Atomic Research Centre Mumbai –
Bart Hommels for the UK-DAQ group Status of DIF, DAQ for SiW Ecal DIF status LDA status DAQ (ODR & software) status CALICE / EUDET DAQ – DESY.
Emulator System for OTMB Firmware Development for Post-LS1 and Beyond Aysen Tatarinov Texas A&M University US CMS Endcap Muon Collaboration Meeting October.
Part A Presentation High Speed Digital Signal Lab Students: Lotem Sharon Yuval Sela Instructor : Ina Rivkin.
Maurice Goodrick, Bart Hommels 1 CALICE-UK WP2.2 Slab Data Paths Plan: – emulate multiple VFE chips on long PCBs – study the transmission behaviour.
VELO upgrade Front-end ECS LHCb upgrade electronics meeting 12 April 2012 Martin van Beuzekom on behalf of the VELO upgrade group Some thoughts, nothing.
Stefano russo Universita’ di Napoli Federico II & INFN Km3Net meeting Pylos 16–19/4/2007 The NEMO DAQ electronics: Actual characteristics and new features.
Main Board Status MB2 v1 for FATALIC & QIE 10/06/2015Roméo BONNEFOY - LPC Clermont1 Roméo BONNEFOY François Vazeille LPC Clermont-Ferrand.
14 Sep 2005DAQ - Paul Dauncey1 Tech Board: DAQ/Online Status Paul Dauncey Imperial College London.
Xenomai’s Porting on processor NIOS II Professor : P. Kadionik Authors : Bassi Vincent Louati Azza Mirault Raphael Polette Simon.
Station Board EVLA F2F Meeting: December Dave FortEVLA F2F Meeting: 11/12 December Outline Station Board Review Station Board Status Delay.
PHENIX upgrade DAQ Status/ HBD FEM experience (so far) The thoughts on the PHENIX DAQ upgrade –Slow download HBD test experience so far –GTM –FEM readout.
Status of the CSC Track-Finder Darin Acosta University of Florida.
FF-LYNX (*): Fast and Flexible protocols and interfaces for data transmission and distribution of clock, trigger and control signals (*) project funded.
CPT Week, April 2001Darin Acosta1 Status of the Next Generation CSC Track-Finder D.Acosta University of Florida.
EUDRB: the data reduction board of the EUDET pixel telescope Lorenzo Chiarelli, Angelo Cotta Ramusino, Livio Piemontese, Davide Spazian Università & INFN.
Management of the LHCb DAQ Network Guoming Liu * †, Niko Neufeld * * CERN, Switzerland † University of Ferrara, Italy.
CSC Endcap Muon Port Card and Muon Sorter Status Mikhail Matveev Rice University.
CSC ME1/1 Upgrade Status of Electronics Design Mikhail Matveev Rice University March 28, 2012.
Status of NA62 straw electronics Webs Covers Services Readout.
24/03/2010 TDAQ WG - CERN 1 LKr L0 trigger status report V. Bonaiuto, G. Carboni, L. Cesaroni, A. Fucci, G. Paoluzzi, A. Salamon, G. Salina, E. Santovetti,
NA62 straw tracker readout status Georgios Konstantinou
Bart Hommels (for Matthew Wing) EUDET ext. steering board JRA3 DAQ System DAQ System Availability updates: – DIF: Detector Interface – LDA:
Technion - Israel institute of technology department of Electrical Engineering High speed digital systems laboratory 40Gbit Signal Generator for Ethernet.
Maurice Goodrick, Bart Hommels EUDET Annual Meeting, Ecole Polytechnique, Paris EUDET DAQ and DIF DAQ overview DIF requirements and functionality.
Barcelona 1 Development of new technologies for accelerators and detectors for the Future Colliders in Particle Physics URL.
Progress report of new PHENIX pilot chip Hiroyuki Kano (RIKEN) 1. Overview 2. Digital pilot ASIC and test board 3. Functionalities and test result 4. GOL.
JRA-1 Meeting, Jan 25th 2007 A. Cotta Ramusino, INFN Ferrara 1 EUDRB: A VME-64x based DAQ card for MAPS sensors. STATUS REPORT.
Trigger matched firmware Top Level block diagram 4ch 3.2gbps deserializer “Test Assembly 1” Module Latency buffer 1GB DDR2 DRAM a.c.r The GTKRO.
1 Preparation to test the Versatile Link in a point to point configuration 1.Versatile Link WP 1.1: test the Versatile Link in a point to point (p2p) configuration.
FEE Electronics progress Mezzanine layout progress FEE64 progress FEE64 initial testing Test mezzanine. A few of the remaining tasks 2nd October 2009.
DDRIII BASED GENERAL PURPOSE FIFO ON VIRTEX-6 FPGA ML605 BOARD PART B PRESENTATION STUDENTS: OLEG KORENEV EUGENE REZNIK SUPERVISOR: ROLF HILGENDORF 1 Semester:
1 Level 1 Pre Processor and Interface L1PPI Guido Haefeli L1 Review 14. June 2002.
Clara Gaspar on behalf of the ECS team: CERN, Marseille, etc. October 2015 Experiment Control System & Electronics Upgrade.
Amsterdam, Oct A. Cotta Ramusino, INFN Ferrara 1 EUDRB: status report and plans for interfacing to the IPHC’s M26 Summary: EUDRB developments.
1 Status of Validation Board, Selection Board and L0DU Patrick Robbe, LAL Orsay, 19 Dec 2006.
VC707 Evaluation Kit Xilinx Virtex-7 In_0 GTX MHz IDELAY 8B/10B Serilizer 7 0 7IDELAY 0=>K28.5 0=>K28.1 D(15:0) K(1:0) 8B/10B IDELAYCTRL LHC_Clk.
Marc R. StockmeierDCS-meeting, CERN DCS status ● DCS overview ● Implementation ● Examples – DCS board.
R. Fantechi 2/09/2014. Milestone table (7/2014) Week 23/6: L0TP/Torino test at least 2 primitive sources, writing to LTU, choke/error test Week.
Software for tests: AMB and LAMB configuration - Available tools FTK Workshop – Pisa 13/03/2013 Daniel Magalotti University of Modena and Reggio Emilia.
1 DCS Meeting, CERN (vydio), Jun 25th 2013, A. Cotta Ramusino for INFN and Dip. Fisica FE Preliminary DCS technical specifications (v1.0) for the Gigatracker.
X SuperB Workshop - SLAC Oct 06 to Oct 09, 2009 A.Cotta Ramusino, INFN Ferrara 1 SuperB IFR: outline of the IFR prototype electronics A.C.R
I 2 C FOR SENSORS IN THE DOM Nestor Institute Koutsoumpos Vasileios - Nestor Institute 1.
August 24, 2011IDAP Kick-off meeting - TileCal ATLAS TileCal Upgrade LHC and ATLAS current status LHC designed for cm -2 s 7+7 TeV Limited to.
Sumary of the LKr WG R. Fantechi 31/8/2012. SLM readout restart First goal – Test the same configuration as in 2010 (rack TS) – All old power supplies.
29/05/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
Initial check-out of Pulsar prototypes
I/O SYSTEMS MANAGEMENT Krishna Kumar Ahirwar ( )
Enrico Gamberini for the GTK WG TDAQ WG Meeting June 01, 2016
ABC130: DAQ Hardware Status Matt Warren et al. Valencia 3 Feb 2014
Production Firmware - status Components TOTFED - status
CMS EMU TRIGGER ELECTRONICS
GBT-FPGA Interface Carson Teale.
Front-end digital Status
New Crate Controller Development
8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board
8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board
FEE Electronics progress
Multi Chip Module (MCM) The ALICE Silicon Pixel Detector (SPD)
Presentation transcript:

1 GTK-WG Meeting, CERN, Apr 1st 2014, A. Cotta Ramusino for INFN and Dip. Fisica FE “off-detector” readout electronics for the Gigatracker: status update Angelo Cotta Ramusino

2 “off-detector” readout electronics for the Gigatracker (GTKRO): status update  preparing for the test of interconnection to the TDCpix: high speed serial data link  preparing for the test of interconnection to the TDCpix: configuration link  GTKRO motherboard production GTK-WG Meeting, CERN, Apr 1st 2014, A. Cotta Ramusino for INFN and Dip. Fisica FE

3 “off-detector” readout electronics for the Gigatracker (GTKRO): status update  preparing for the test of interconnection to the TDCpix: high speed serial data link  preparing for the test of interconnection to the TDCpix: configuration link  GTKRO motherboard production GTK-WG Meeting, CERN, Apr 1st 2014, A. Cotta Ramusino for INFN and Dip. Fisica FE The GTKRO high speed serial data receivers have been so far tested by generating 3.2Gbps serial streams on board and looping them back, as during the Nov 2013 dry run. real GTKRO signals recorded via SignalTap, a.c.r.,

4 “off-detector” readout electronics for the Gigatracker (GTKRO): status update  preparing for the test of interconnection to the TDCpix: high speed serial data link  preparing for the test of interconnection to the TDCpix: configuration link  GTKRO motherboard production GTK-WG Meeting, CERN, Apr 1st 2014, A. Cotta Ramusino for INFN and Dip. Fisica FE The simulated data pattern matches the pattern (idle characters) published by Matt. Stricter check could be done by testing the GTKRO against an up-to-date model of the TDCpix serializer. a.c.r GTKRO simulation of 3.2Gbps signals TDCpix 3.2Gbps output signals (from “The TDCPix Test System and First Results”, Matt Noy, Feb

5 “off-detector” readout electronics for the Gigatracker (GTKRO): status update  preparing for the test of interconnection to the TDCpix: high speed serial data link  preparing for the test of interconnection to the TDCpix: configuration link  GTKRO motherboard production GTK-WG Meeting, CERN, Apr 1st 2014, A. Cotta Ramusino for INFN and Dip. Fisica FE real GTKRO signals recorded via SignalTap, a.c.r., Acknowledgement of the ‘t’ character reception from the Ethernet port ‘t’ character received from the GTKRO slow link controller after the about 2.6us turnaround time The GTKRO serial configuration link has been so far tested by hosting in the GTKRO FPGA both the slow link controller and a simulated TDCpix-side endpoint. The loopback through the installed fibers has been tested during the Nov 2013 dry run.

6 “off-detector” readout electronics for the Gigatracker (GTKRO): status update  preparing for the test of interconnection to the TDCpix: high speed serial data link  preparing for the test of interconnection to the TDCpix: configuration link  GTKRO motherboard production GTK-WG Meeting, CERN, Apr 1st 2014, A. Cotta Ramusino for INFN and Dip. Fisica FE The GTKRO controller has been checked against Matt’s up-to-date model of the TDCpix configuration link controller. The simulation results shows that the two system properly exchange data. a.c.r

7 “off-detector” readout electronics for the Gigatracker (GTKRO): status update  preparing for the test of interconnection to the TDCpix: high speed serial data link  preparing for the test of interconnection to the TDCpix: configuration link  GTKRO motherboard production GTK-WG Meeting, CERN, Apr 1st 2014, A. Cotta Ramusino for INFN and Dip. Fisica FE The higher level of the TDCpix configuration protocol could be handled locally by the on board NIOS processor which has access to: on-board SRAM 1M x 18bit for local configuration variable storage (SRAM interface module developed by R.Malaguti, INFN-FE) FIFO based interface to the “hardware” layer of the TDCpix configuration protocol Stefano’s ethernet MAC I2C link (firmware developed by R. Malaguti, INFN-FE) to on board sensors (XCVR link input optical power; FPGA temperature)

8 “off-detector” readout electronics for the Gigatracker (GTKRO): status update  preparing for the test of interconnection to the TDCpix: high speed serial data link  preparing for the test of interconnection to the TDCpix: configuration link  GTKRO motherboard production GTK-WG Meeting, CERN, Apr 1st 2014, A. Cotta Ramusino for INFN and Dip. Fisica FE Following the meeting the preparation of the actual interconnection link will be discussed with the TDCpix designers

9 “off-detector” readout electronics for the Gigatracker (GTKRO): status update  preparing for the test of interconnection to the TDCpix: high speed serial data link  preparing for the test of interconnection to the TDCpix: configuration link  GTKRO motherboard production GTK-WG Meeting, CERN, Apr 1st 2014, A. Cotta Ramusino for INFN and Dip. Fisica FE All GTKRO motherboard PCBs have been manufactured and a first lot of 15 is being populated; delivery expected in a week.