Silicon detector processing and technology: Part II

Slides:



Advertisements
Similar presentations
Semiconductor detectors
Advertisements

Radiation damage in silicon sensors
Silicon Technical Specifications Review General Properties Geometrical Specifications Technology Specifications –Mask –Test Structures –Mechanical –Electrical.
CMOS Fabrication EMT 251.
Process Flow Steps Steps –Choose a substrate  Add epitaxial layers if needed –Form n and p regions –Deposit contacts and local interconnects –Deposit.
Simplified Example of a LOCOS Fabrication Process
P. Fernández-Martínez – Optimized LGAD Periphery25 th RD50 Workshop, CERN Nov Centro Nacional de MicroelectrónicaInstituto de Microelectrónica.
Alternative technologies for Low Resistance Strip Sensors (LowR) at CNM CNM (Barcelona), SCIPP (Santa Cruz), IFIC (Valencia) M. Ullán, V. Benítez, J. Montserrat,
128 September, 2005 Silicon Sensor for the CMS Tracker The Silicon Sensors for the Inner Tracker of CMS CMS Tracker and it‘s Silicon Strip Sensors Radiation.
Solid State Detectors-2
Test of Pixel Sensors for the CMS experiment Amitava Roy Purdue University.
November 3-8, 2002D. Bortoletto - Vertex Silicon Sensors for CMS Daniela Bortoletto Purdue University Grad students: Kim Giolo, Amit Roy, Seunghee.
Device Fabrication Example
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process I Dr. Shiyan Hu Office: EERC 518 Adapted and modified from Digital Integrated.
20th RD50 Workshop (Bari)1 G. PellegriniInstituto de Microelectrónica de Barcelona G. Pellegrini, C. Fleta, M. Lozano, D. Quirion, Ivan Vila, F. Muñoz.
Rochester Institute of Technology - MicroE © REP/LFF 8/17/2015 Metal Gate PMOS Process EMCR201 PMOS page-1  10 Micrometer Design Rules  4 Design Layers.
ES 176/276 – Section # 2 – 09/19/2011 Brief Overview from Section #1 MEMS = MicroElectroMechanical Systems Micron-scale devices which transduce an environmental.
ISAT 436 Micro-/Nanofabrication and Applications MOS Transistor Fabrication David J. Lawrence Spring 2001.
Semiconductor detectors
Charge collection studies on heavily diodes from RD50 multiplication run G. Kramberger, V. Cindro, I. Mandić, M. Mikuž Ϯ, M. Milovanović, M. Zavrtanik.
CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.
Haga clic para modificar el estilo de texto del patrón Progress on p-type isolation technology M. Lozano, F. Campabadal, C. Fleta, S. Martí *, M. Miñano.
Fabrication of Active Matrix (STEM) Detectors
Semiconductor detectors An introduction to semiconductor detector physics as applied to particle physics.
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
Semi-conductor Detectors HEP and Accelerators Geoffrey Taylor ARC Centre for Particle Physics at the Terascale (CoEPP) The University of Melbourne.
IC Process Integration
Medipix sensors included in MP wafers 2 To achieve good spatial resolution through efficient charge collection: Produced by Micron Semiconductor on n-in-p.
Development of n-in-p planar pixel sensors with active edge for the ATLAS High-Luminosity Upgrade L. Bosisio* Università degli Studi di Trieste & INFN.
1 G. Pellegrini The 9th LC-Spain meeting 8th "Trento" Workshop on Advanced Silicon Radiation Detectors 3D Double-Sided sensors for the CMS phase-2 vertex.
SILICON DETECTORS PART I Characteristics on semiconductors.
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital Integrated.
M. Lozano, C. Fleta*, G. Pellegrini, M. Ullán, F. Campabadal, J. M. Rafí CNM-IMB (CSIC), Barcelona, Spain (*) Currently at University of Glasgow, UK S.
Lecture 24a, Slide 1EECS40, Fall 2004Prof. White Lecture #24a OUTLINE Device isolation methods Electrical contacts to Si Mask layout conventions Process.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #3. Diffusion  Introduction  Diffusion Process  Diffusion Mechanisms  Why Diffusion?  Diffusion Technology.
16 sept G.-F. Dalla BettaSCIPP Maurizio Boscardin a, Claudio Piemonte a, Alberto Pozza a, Sabina Ronchin a, Nicola Zorzi a, Gian-Franco Dalla Betta.
MIT Lincoln Laboratory NU Status-1 JAB 11/20/2015 Advanced Photodiode Development 7 April, 2000 James A. Burns ll.mit.edu.
Analysis of Edge and Surface TCTs for Irradiated 3D Silicon Strip Detectors Graeme Stewart a, R. Bates a, C. Corral b, M. Fantoba b, G. Kramberger c, G.
16th April 2008R. Bates Glasgow University Experience with an industrial vendor in the manufacture of 3D detectors R. Bates, C. Fleta, D. Pennicard, C.
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
Thin Silicon R&D for LC applications D. Bortoletto Purdue University Status report Hybrid Pixel Detectors for LC.
CERN, November 2005 Claudio Piemonte RD50 workshop Claudio Piemonte a, Maurizio Boscardin a, Alberto Pozza a, Sabina Ronchin a, Nicola Zorzi a, Gian-Franco.
Haga clic para modificar el estilo de texto del patrón Infrared transparent detectors Manuel Lozano G. Pellegrini, E. Cabruja, D. Bassignana, CNM (CSIC)
Technology Overview or Challenges of Future High Energy Particle Detection Tomasz Hemperek
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
Jean-Marie Brom (IPHC) – 1 DETECTOR TECHNOLOGIES Lecture 3: Semi-conductors - Generalities - Material and types - Evolution.
RD50 funding request Fabrication and testing of new AC coupled 3D stripixel detectors G. Pellegrini - CNM Barcelona Z. Li – BNL C. Garcia – IFIC R. Bates.
1 J.M. Heuser − STS Development Microstrip detector GSI-CIS Johann M. Heuser, GSI Li Long, CIS CBM Collaboration Meeting, GSI, Update on.
1/14 Characterization of P-type Silicon Detectors Irradiated with Neutrons M.Miñano 1, J.P.Balbuena 2, C. García 1, S.González 1, C.Lacasta 1, V.Lacuesta.
9 th “Trento” Workshop on Advanced Silicon Radiation Detectors Genova, February 26-28, 2014 Centro Nacional de MicroelectrónicaInstituto de Microelectrónica.
The Sixth International "Hiroshima" Symposium Giulio Pellegrini Technology of p-type microstrip detectors with radiation hard p-spray, p-stop and moderate.
CMOS FABRICATION.
CNM double-sided 3D strip detectors before and after neutron irradiation Celeste Fleta, Richard Bates, Chris Parkes, David Pennicard, Lars Eklund (University.
Giulio Pellegrini 27th RD50 Workshop (CERN) 2-4 December 2015 Centro Nacional de MicroelectrónicaInstituto de Microelectrónica de Barcelona 1 Status of.
Simulation of new P-Type strip detectors 17th RD50 Workshop, CERN, Geneva 1/15 Centro Nacional de MicroelectrónicaInstituto de Microelectrónica de Barcelona.
Claudio Piemonte Firenze, oct RESMDD 04 Simulation, design, and manufacturing tests of single-type column 3D silicon detectors Claudio Piemonte.
P. Fernández-Martínez – Optimized LGAD PeripheryRESMDD14, Firenze 8-10 October Centro Nacional de MicroelectrónicaInstituto de Microelectrónica de.
(Chapters 29 & 30; good to refresh 20 & 21, too)
Low Mass, Radiation Hard Vertex Detectors R. Lipton, Fermilab Future experiments will require pixelated vertex detectors with radiation hardness superior.
Giulio Pellegrini 12th RD50 - Workshop on Radiation hard semiconductor devices for very high luminosity colliders, Ljubljana, Slovenia, 2-4 June 2008 Report.
New Mask and vendor for 3D detectors
I. Rashevskaya on behalf of the Slim5 Collaboration, Trieste Group
Manufacturing Process I
Irradiation and annealing study of 3D p-type strip detectors
Report from CNM activities
Lecture #25 OUTLINE Device isolation methods Electrical contacts to Si
Manufacturing Process I
Vladimir Cindro, RD50 Workshop, Prague, June 26-28, 2006
Manufacturing Process I
3D sensors: status and plans for the ACTIVE project
Presentation transcript:

Silicon detector processing and technology: Part II Manuel Lozano CNM (CSIC) Barcelona, Spain

Simple pad detector P-on-N technology Most simple detecting structure No segmentation Simple processing Direct connection to readout electronics Guard ring is bisased at the same potential as central diode Guard ring Active area

Simple pad detector P-on-N technology Initial wafer FZ silicon <100> N-type, 1012 cm-3

Simple pad detector P-on-N technology Field oxide 1,000 nm Wet oxidation, 1100ºC)

Simple pad detector P-on-N technology 1st Photolithography Junction area definition

Simple pad detector P-on-N technology SiO2 wet etching Front and backside

Simple pad detector P-on-N technology Photoresist removal

Simple pad detector P-on-N technology Thin oxide growth Dry thermal oxidation, 36.5 nm

Simple pad detector P-on-N technology N+ ion implant 4.21015cm-2, 100KeV

Simple pad detector P-on-N technology P+ Ion implant 11015cm-2, 50KeV

Simple pad detector P-on-N technology Impurity drive-in 950ºC, 30 min

Simple pad detector P-on-N technology 2nd Photolithography Contact opening

Simple pad detector P-on-N technology Oxide wet etch Front and back sides

Simple pad detector P-on-N technology Front side metal deposition 1µm Al/Si/Cu (98.75%/0.75%/0.5%)

Simple pad detector P-on-N technology 3rd Photolithography Metal patterning

Simple pad detector P-on-N technology Metal wet etching

Simple pad detector P-on-N technology Photoresist removal

Simple pad detector P-on-N technology Back side metal deposition 1µm Al/Si/Cu (98.75%/0.75%/0.5%) Metal sintering 350ºC, 20 min H2/N2 mixture (forming gas)

Other types of detectors We have seen the fabrication sequence for a very simple pad detector There are other more complex detector geometries: Pixel and Strip detectors Pixel detectors are similar to pad detectors, but segmented in many individual diodes in a two-dimensional array Pixel size: 50 µm – 1 mm. Number of pixels: 1616 up to 256256 (65,000!) Strip detectors are by far more complex

Strip detectors VCC Standard technology Position sensitivity Diode: strips Bias: Polysilicon resistors Coupling: AC Position sensitivity Resolution 5 µm Technological options Single side, Double side Diode shape: thin and long strips Width: 20-100 µm Length: 100 µm - 20 cm (or more) Many channels in a single chip From 10 to 1,000 Wire bonded to read-out electronics Hybrid or multichip approaches Applications Particle tracking Position measurement Read out chip

P-on-N strip detector fabrication technology

P-on-N strip detector fabrication process Field oxide 800 nm 1100 ºC

P-on-N strip detector fabrication process 1st Photolithography Definition of P+ junctions Wet etching Photoresist etching

P-on-N strip detector fabrication process Thin oxide 36.5 nm 950 ºC

P-on-N strip detector fabrication process Boron ion implant 1015 cm-2 50 keV

P-on-N strip detector fabrication process Phosphorus backside ion implant 4.2 ∙ 1015 cm-2 100 keV Without mask

P-on-N strip detector fabrication process Polysilicon LPCVD deposition 600 nm 630 ºC

P-on-N strip detector fabrication process Boron ion implant for poly doping 1.51014 cm-2 100 keV

P-on-N strip detector fabrication process 2nd Photolithography Low resistivity poly region definition Boron ion implant 1015 cm-2 50 keV

P-on-N strip detector fabrication process Photoresist removal

P-on-N strip detector fabrication process 3rd Photolithography Polysilicon patterning Photolithography Dry etch Photoresist etching

P-on-N strip detector fabrication process Impurity activation O2, 950 ºC, 30 minutes

P-on-N strip detector fabrication process 4th Photolithography Contact definition Wet etching Photoresist removal

P-on-N strip detector fabrication process Backside etching Front side protection with photoresist Poly etching SiO2 etcihng Protective photoresist removal

P-on-N strip detector fabrication process Front side metallization Al/Si/Cu 1.5 µm

P-on-N strip detector fabrication process 5th Photolithography Front side metal patterning Wet etching Photoresist removal

P-on-N strip detector fabrication process Back side metallization Al/Si/Cu 1.0 µm Metal sintering N2/H2, 350 ºC, 30 minutes

P-on-N strip detector fabrication process Passivation layer deposition SiO2 400 nm, PECVD Si3N4 700 nm, PECVD

P-on-N strip detector fabrication process 6th Photolithography Passivation layer patterning Wet etching Photoresist removal

P-on-N strip detector fabrication process

RD50 wafer of baby strip detectors ATLAS barrel module

P-on-N technology Oxide Positive charge P junctions on N substrate Substrate N Accumulation layer Harmless P junctions on N substrate It is the simplest and more used technology 6 photolithographic levels P+ implant Polysilicon Low resistivity poly Contact opening Metal Passivation Worse electrical performances Hole collection in the amplifier

Radiation damage I V V2 V2O CiO Radiation sensors are subjected to radiation (obviously) Radiation causes damage in silicon: Particles produce atom displacements Create vacant-interstitial pairs (Frenkel pairs) Also combinations of defects and clusters Increase of deep level and trap concentration I V V2 V2O CiO Variation of doping concentration Vacancies behave as donors N-type substrate is less n and eventually becomes P-type P-type is more P Increase of full depletion voltage Finally full depletion is not reachable and detectors have to operate in partial depletion Along with higher leakage current

P-on-N technology and radiation damage Shows the smallest radiation hardness N-substrate type inversion (to P type) Bulk inversion to p-type at around 2x1013 1 MeV neutron equivalent After substrate type inversion junction moves from top to bottom Operation in partial depletion problematic High resistivity zone close to electrodes

Short circuit between strips N-on-P technology N junctions on P substrate No substrate inversion due to radiation Possible operation in partial depletion More radiation hard Electron collection Simple layout does not work due to inversion layer More complex technology 7 layers Oxygenated P-type wafers difficult to process Still sufficient signal (7000e-) in p-type FZ strip sensors after 1016 neq/cm² for 900V Oxide Positive charge Substrate P Inversion layer Short circuit between strips

Insulation schemes in N-on-P All insulation schemes have pros and cons P-stop is the most reliable Lower breakdown voltage Noisy operation (microdischarges) P-spray Reverse relationship between insulation and VBD Moderated p-spray Intermediate solution Although it seems that N-on-P is the selected technology for upgraded experiments, insulation schemes is still a question under discussion

N-on-N technology Before irradiation junction is on the back side Type inversion under radiation Junction moves to the top surface The highest radiation hardness Accumulation layer on top side No need for p-stops before irradiation Needed after But, short circuit on the bakside Located along the edges Need two side processing Very difficult and expensive 10 photolithographic layers Also, difficult to test and bond

P-on-N strip detector layout P-on-N layout Simple strips

N-on-P strip detector layout N-on-P layout Similar to P-on-N But with P-stop structures between strips

N-on-P strip detector fabrication process Thick oxide growing H20 800 nm 1100 ºC

N-on-P strip detector fabrication process 1st Photolithgraphy P-stops Wet etching Photoresist removal

N-on-P strip detector fabrication process Thin oxide O2 36.5 nm 950 ºC

N-on-P strip detector fabrication process Front side Boron ion implant P-stops 1012 - 1014 cm-2 50 keV

N-on-P strip detector fabrication process Back side Boron implant Backside contact 1015 cm-2 50 keV

N-on-P strip detector fabrication process Thick oxide re-growing 800 nm 1100 ºC

N-on-P strip detector fabrication process 2nd Photolithpgraphy N+ junctions Wet etching Photoresist removal

N-on-P strip detector fabrication process Thin oxide growing O2 36.5 nm 950 ºC

N-on-P strip detector fabrication process Phosphorus implant Strips junctions 4.2 ∙ 1015 cm-2 100 keV

N-on-P strip detector fabrication process From this point the rest of the processing is similar to P-on-N devices Photolithographies 3rd) Polysilicon 4th) Low resistivity poly 5th) Contact opening 6th) Metal 7th) Passivation

N-on-P strip detector fabrication process

N-on-N strip detector fabrication process There is one standard technology missing to study N-on-N technology is very complex In P-on-N and N-on-P all the photolithographic processes are performed on the front side (P-stops) P+ or N+ implants Polysilicon Low resistivity poly Contact opening Metal Passivation In N-on-N it is necessary to structure the backside, and there are 3 photolithograpic steps to be performed on the backside P+ implants with SiO2 mask Contact opening Metal It is necessary to use a double side aligner The cost is high, and it is not commonly used in LHC experiments

Epilogue There are other advanced micro fabrication techniques: RTP: Rapid Thermal Processing CMP: Chemical Mechanical Polishing Wafer bonding DRIE: Deep silicon etching Metal via formation Bump bonding DWA: Direct wafer attachment ... And many other advanced detectors: Double side detectors 3D detectors Slim edge Thin detectors Trenched detectors Depfets MAPS ... We had not time to study them today Maybe we can continue in another occasion