Instructor: Yuzhuang Hu Design strategy in ASM.

Slides:

Advertisements

Similar presentations

COMP375 Computer Architecture and Organization Senior Review.

Advertisements

Adding the Jump Instruction

Instructor: Yuzhuang Hu Final Exam! The final exam is scheduled on 7 th, August, Friday 7:00 pm – 10:00 pm.

RISC / CISC Architecture By: Ramtin Raji Kermani Ramtin Raji Kermani Rayan Arasteh Rayan Arasteh An Introduction to Professor: Mr. Khayami Mr. Khayami.

Topics covered: CPU Architecture CSE 243: Introduction to Computer Architecture and Hardware/Software Interface.

2.3) Example of program execution 1. instruction  B25 8 Op-code B means to change the value of the program counter if the contents of the indicated register.

Computer Organization and Architecture

Chapter 12 CPU Structure and Function. CPU Sequence Fetch instructions Interpret instructions Fetch data Process data Write data.

Computer Organization and Architecture

Computer Organization and Architecture

Chapter XI Reduced Instruction Set Computing (RISC) CS 147 Li-Chuan Fang.

Chapter 12 Pipelining Strategies Performance Hazards.

Midterm Wednesday Chapter 1-3: Number /character representation and conversion Number arithmetic Combinational logic elements and design (DeMorgan’s Law)

Computer ArchitectureFall 2007 © October 3rd, 2007 Majd F. Sakr CS-447– Computer Architecture.

RISC. Rational Behind RISC Few of the complex instructions were used –data movement – 45% –ALU ops – 25% –branching – 30% Cheaper memory VLSI technology.

Chapter 12 CPU Structure and Function. Example Register Organizations.

11/11/05ELEC CISC (Complex Instruction Set Computer) Veeraraghavan Ramamurthy ELEC 6200 Computer Architecture and Design Fall 2005.

Chapter 7. Basic Processing Unit

Overview von Neumann Model Components of a Computer Some Computer Organization Models The Computer Bus An Example Organization: The LC-3.

 Prof. Dr. M. H. Assal Introduction to Computer AS 26/10/2014.

Inside The CPU. Buses There are 3 Types of Buses There are 3 Types of Buses Address bus Address bus –between CPU and Main Memory –Carries address of where.

Group 5 Alain J. Percial Paula A. Ortiz Francis X. Ruiz.

Processor Organization and Architecture

Chapter 5 Basic Processing Unit

Instructor: Yuzhuang Hu Memory Hierarchy.

Instruction Set Architecture

Instructor: Yuzhuang Hu Assembly Lines An assembly line is a manufacture process in which parts are added into a product in a sequential.

What have mr aldred’s dirty clothes got to do with the cpu

EXECUTION OF COMPLETE INSTRUCTION

Computer Architecture And Organization UNIT-II Structured Organization.

Instructor: Yuzhuang Hu Final August 7, :00pm - 10:pm HCC1700.

Von Neumann Machine Objectives: Explain Von Neumann architecture:  Memory –Organization –Decoding memory addresses, MAR & MDR  ALU and Control Unit –Executing.

Chapter 8 CPU and Memory: Design, Implementation, and Enhancement The Architecture of Computer Hardware and Systems Software: An Information Technology.

Instructor: Yuzhuang Hu Midterm The midterm is schedule on June 17 th, 17:30-19:30 pm. It covers the following:  VHDL Programming. 

Module : Algorithmic state machines. Machine language Machine language is built up from discrete statements or instructions. On the processing architecture,

1 Computer Architecture Part II-B: CPU Instruction Set.

Computer Architecture Memory, Math and Logic. Basic Building Blocks Seen: – Memory – Logic & Math.

Fetch-execute cycle.

Computer Structure & Architecture 7b - CPU & Buses.

Represents different voltage levels High: 5 Volts Low: 0 Volts At this raw level a digital computer is instructed to carry out instructions.

Assessment Covering… Von Neuman architecture Registers – purpose and use, the fetch execute cycle.

Ch. 10 Central Processing Unit Designs - CISC. Two CPU designs CISC –Non-pipelined datapath with a micro- programmed control unit RISC –Pipelined datapath.

Memory Hierarchy and Caches. Who Cares about Memory Hierarchy? Processor Only Thus Far in Course CPU-DRAM Gap 1980: no cache in µproc; level cache,

RISC / CISC Architecture by Derek Ng. Overview CISC Architecture RISC Architecture  Pipelining RISC vs CISC.

1 Basic Processor Architecture. 2 Building Blocks of Processor Systems CPU.

COMPSYS 304 Computer Architecture Cache John Morris Electrical & Computer Enginering/ Computer Science, The University of Auckland Iolanthe at 13 knots.

Chapter 9 Memory Organization. 9.1 Hierarchical Memory Systems Figure 9.1.

Computer Architecture Lecture 25 Fasih ur Rehman.

Immediate Addressing Mode

CS 286 Computer Architecture & Organization

Overview Control Memory Comparison of Implementations

Computer Architecture

Data Representation – Instructions

The fetch-execute cycle

Central Processing Unit

Figure 8.1 Architecture of a Simple Computer System.

Basic Processing Unit Unit- 7 Engineered for Tomorrow CSE, MVJCE.

Computer Organization “Central” Processing Unit (CPU)

Computer Organization and Design

Computer Structure S.Abinash 11/29/ _02.

Fundamental Concepts Processor fetches one instruction at a time and perform the operation specified. Instructions are fetched from successive memory locations.

Computer Architecture

Revison Part two.

CPU Structure CPU must:

Chapter 11 Processor Structure and function

Instruction execution and ALU

Presentation transcript:

Instructor: Yuzhuang Hu

Design strategy in ASM

CISC Architecture The goal of the CISC architecture is to match more closely the operations used in programming language and to provide instructions that facilitate compact programs and conserve memory. A purely CISC architecture has the following properties: Memory access is directly available to most types of instructions. Addressing modes are substantial in number. Instruction formats are of different lengths. Instructions perform both elementary and complex operations.

Combined CISC-RISC Organization Instruction fetch Decode and operand fetch Execute Write-back Microprogram counter Control ROM

CISC CPU Instruction Formats OPCODEDRSASB OPCODEDRSAImmediate OPCODEDRSALarge target offset OPCODEDRSASBShort target offset Three register type Two register type Branch 1 Branch 2

Micro-programmed Control +1 MC MS MI MZ MZ-1 PS Z ME SACACA Mux E Address Microcode ROM Data MZCA MZ-1CA-1 DOF EX

Address Control

Load Indirect Indexed(LII) Action Add ress Microinistructions MZMZ CACA RWRW DXMDMD BSPSPS MWMW FSFS LCLC MAMA MBMB AXAX BXCXCX R16<- R[SA]+zf IM L LII MC<-MC+1 (NOP) LII R17<-M[R16]LII MC<- MC+1(NOP) LII R[DR]<- M[R17] LII4 10ID LE

A Personal Computer Screen Keyboard Hard drive Drive Controller Bus Interface RAM Processor Graphics Adapter CPU, FPU, MMU Internal Cache External Cache

Access Times Cache: 1 ns, memory: 10 ns, hard drive: 13 ms Assume that 95% of the fetches will be from a cache and about percent of the fetches will be from main memory. The average access time then is: 0.95* *10+5*10 -8 *1.3*10 7 =3.05ns

Locality of Reference Temporal Locality: refers to the relative times at which instructions and operands are accessed. Spatial Locality: refers to the relative locations at which they reside in main memory.

Write Methods Write the result into main memory. This is also called write-through. Write the result into the cache if there is a cache hit. This is also called write-back. write-allocate: when a cache miss happens, read the line containing the word to be written from main memory into the cache, with the new word written into both the cache and main memory. Dirty bit of a line.

THANKS!