DAQ Link integration update A Navarro Tobar*, JM Cela Ruiz 10/2/2015.

Slides:



Advertisements
Similar presentations
Presenter : Shao-Chieh Hou VLSI Design, Automation and Test, VLSI-DAT 2007.
Advertisements

FC7 AMC FMC carrier for CMS
TileCal Optical Multiplexer Board 9U VME Prototype Cristobal Cuenca Almenar IFIC (Universitat de Valencia-CSIC)
System Construction and Implementation Objectives:
An ATCA and FPGA-Based Data Processing Unit for PANDA Experiment H.XU, Z.-A. LIU,Q.WANG, D.JIN, Inst. High Energy Physics, Beijing, W. Kühn, J. Lang, S.
Configuration. Mirjana Stojanovic Process of loading bitstream of a design into the configuration memory. Bitstream is the transmission.
Uli Schäfer 1 JEM1: Status and plans power Jet Sum R S T U VME CC RM ACE CAN Flash TTC JEM1.0 status JEM1.1 Plans.
Basic Computer Organization CH-4 Richard Gomez 6/14/01 Computer Science Quote: John Von Neumann If people do not believe that mathematics is simple, it.
First test results with the Gigabit Link Interface Board (GLIB) Paschalis VICHOUDIS CERN PH-ESE-BE on behalf of the GLIB team (M. Barros Marin,
MICROCONTROLLERS. What is a microcontroller? A microcontroller is a nifty little gadget that houses a microprocessor, ROM (Read Only Memory), RAM (Random.
Instrumentation System Design – part 2 Chapter6:.
Final presentation – part B Olga Liberman and Yoav Shvartz Advisor: Moshe Porian April 2013 S YMBOL G ENERATOR 2 semester project.
OPTO Link using Altera Stratix GX transceiver Jerzy Zieliński PERG group Warsaw.
TRIGGER-LESS AND RECONFIGURABLE DATA ACQUISITION SYSTEM FOR POSITRON EMISSION TOMOGRAPHY Grzegorz Korcyl 2013.
GBT Interface Card for a Linux Computer Carson Teale 1.
XTCA activities at CERN Markus Joos PH-ESE xTCA interest group – Background – Report of the 2 nd meeting (held on 7.3.) uTCA evaluation and AMC development.
Preliminary Design Review: Hub Implementation Dan Edmunds, Wade Fisher, Yuri Ermoline, Philippe Laurens Michigan State University 01-Oct-2014.
Comments on Lab #4 Annotating Timing Diagrams Draw viewer’s attention to the points you are trying to show / verify –Important output states glitch or.
Computer Architecture Lecture10: Input/output devices Piotr Bilski.
1 Abstract & Main Goal המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory The focus of this project was the creation of an analyzing device.
Rome 4 Sep 04. Status of the Readout Electronics for the HMPID ALICE Jose C. DA SILVA ALICE.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
ATLAS Trigger / current L1Calo Uli Schäfer 1 Jet/Energy module calo µ CTP L1.
Latest ideas in DAQ development for LHC B. Gorini - CERN 1.
Abstract A Structured Approach for Modular Design: A Plug and Play Middleware for Sensory Modules, Actuation Platforms, Task Descriptions and Implementations.
Samuel Silverstein Stockholm University CMM++ firmware development Backplane formats (update) CMM++ firmware.
CCSDS SOIS Working Group Meeting – Berlin, Germany 14th of October 2008 Prototyping of CCSDS SOIS services on 1553 Bus Sev Gunes-Lasnet, Olivier Notebaert.
Introduction to Microprocessors - chapter3 1 Chapter 3 The 8085 Microprocessor Architecture.
Ethernet Bomber Ethernet Packet Generator for network analysis
IT3002 Computer Architecture
Bina Nusantara 19 C H A P T E R SYSTEM CONSTRUCTION AND IMPLEMENTATION.
Abstract A small portable test system for the TileCal Digitizer system Attila Hidvégi (1), Daniel Eriksson (1) and Christian Bohm (1) (1) Fysikum, Stockholm.
“The LHC GCS Framework” Geraldine Thomas CERN, IT-CO A complete PLC and PVSS automatic code Generation.
DDRIII BASED GENERAL PURPOSE FIFO ON VIRTEX-6 FPGA ML605 BOARD PART B PRESENTATION STUDENTS: OLEG KORENEV EUGENE REZNIK SUPERVISOR: ROLF HILGENDORF 1 Semester:
Common test for L0 calorimeter electronics (2 nd campaign) 4 April 2007 Speaker : Eric Conte (LPC)
CS523 Database Design Instructor : Somchai Thangsathityangkul You can download lecture note at Class Presence 10% Quiz 10%
Lesson 2 Component Overview Core Hardware Fundamentals.
CLIC NI Acquisition and Control Module update CLIC Module Working group meeting Adriaan Rijllart EN-ICE-MTA.
Standard electronics for CLIC module. Sébastien Vilalte CTC
Beam Secondary Shower Acquisition System: Igloo2 GBT Starting with LATOP version Student Meeting Jose Luis Sirvent PhD. Student 16/06/
LonWorks Introduction Hwayoung Chae.
GBT protocol implementation on Xilinx FPGAs Csaba SOOS PH-ESE-BE-OT.
E. Hazen - DTC1 DAQ / Trigger Card for HCAL SLHC Readout E. Hazen - Boston University.
E. Hazen1 MicroTCA for HCAL and CMS Review / Status E. Hazen - Boston University for the CMS Collaboration.
E. Hazen -- CMS Week HCAL Back-End MicroTCA Upgrade Status E. Hazen Boston University.
E. Hazen -- Upgrade Week1 AMC13 Project Status E. Hazen - Boston University for the CMS Collaboration.
E. Hazen -- xTCA IG1 AMC13 Project Status E. Hazen - Boston University for the CMS Collaboration.
E. Hazen -- Upgrade Week1 MicroTCA Common Platform For CMS Working Group E. Hazen - Boston University for the CMS Collaboration.
E. Hazen - Back-End Report1 AMC13 Status Update ● Version 1 (5Gb/s links, Virtex-6 chip) ● 15 modules built, all but 3 distributed to colleagues.
AMC13 Project Status E. Hazen - Boston University
DAQ and TTC Integration For MicroTCA in CMS
IAPP - FTK workshop – Pisa march, 2013
Prototyping of CCSDS SOIS services on 1553 Bus
AMC13 T1 Rev 2 Preliminary Design Review E. Hazen Boston University
The 8085 Microprocessor Architecture
E. Hazen - Back-End Report
The 8085 Microprocessor Architecture
MicroTCA Common Platform For CMS Working Group
GBT-FPGA Interface Carson Teale.
CS 286 Computer Organization and Architecture
DAQ Interface for uTCA E. Hazen - Boston University
Maintaining Data Integrity in Programmable Logic in Atmospheric Environments through Error Detection Joel Seely Technical Marketing Manager Military &
Programmable Logic Controllers (PLCs) An Overview.
BIC 10503: COMPUTER ARCHITECTURE
AT91RM9200 Boot strategies This training module describes the boot strategies on the AT91RM9200 including the internal Boot ROM and the U-Boot program.
8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board
The 8085 Microprocessor Architecture
New DCM, FEMDCM DCM jobs DCM upgrade path
LIU BWS Firmware status
Presentation transcript:

DAQ Link integration update A Navarro Tobar*, JM Cela Ruiz 10/2/2015

Introduction: data flow and FW modules 29/2/2015A. Navarro (Ciemat) TM7 AMC13 LHC clock TTC data TTS DAQ (FCLKA) (Port #3 ←) (Port #1 ↔) DAQ Link TTC Event Builder

FW overview Event builder: DT-specific, entirely up to us TTC: low rate link, sampled in general I/O pins. Simple decoder provided by BU. DAQ link (includes TTS): high speed (5 Gbps) bi- directional link (return link is used for link control and monitoring), uses MultiGigabit Transceivers (MGT). Boston University (BU) provides a FW module that takes care of the link layer, but physical layer, being device-dependent, needs tuning. TM7 communicates with MP7 and both are Virtex-7 devices. A portion of MP7’s code is suitable for use in TM7. 9/2/2015A. Navarro (Ciemat)3

TTC BU provides a simple TTC decoder (v1.1) with automatic clock-data alignment (v1.0 w/o alignment) Prior to release of v1.1, we programmed a TTC module with automatic phase alignment and somewhat more elaborated signal outputs and control/status registers. MP7 has its own TTC module (with externally- programmable phase alignment) and other features. – It (obviously) fits perfectly with the data flow architecture between different MP7 FW modules that we’re using in TM7. – Code seems to be clean and maintained, and keeping the register and addresses map and may allow us to also re-use part of MP7’s SW. – It probably makes sense to stick to this FW module 9/2/2015A. Navarro (Ciemat)4

DAQ link (I) BU provides a module for different platforms (Kintex7, Virtex6, Virtex7) that manages physical and link layer, offering a tidy, high- level interface for the AMC developer to use. But: they don’t own a V7 board, so the code for this HW is obsolete and the user is entitled to use the K7 link layer code and do the physical layer. Currently, making the link work involves creating an IP core for MGT management (no instructions provided although most part can be reproduced from the obsolete SVN V7 branch), removing the core, re-adding some of the generated vhd’s and manually modifying one of them. – Finding this recipe, actually, was the hardest part since it is not documented and involved a lot of trial and error with the integration of the IP core We are working remotely: we are in Madrid, the HW at CERN (mainly uTCA crate at P5). It has some drawbacks but overall it’s working satisfactorily. 9/2/2015A. Navarro (Ciemat)5

DAQ link (II) We have demonstrated transmission between TM7 and AMC13 in a “clean” project (i.e. only simple TTC module + DAQ link + dummy event builder). – ie we build an event with pre-fixed contents, send it through the backplane link and verify reception at AMC13 by reading it from the RAM through IPbus. We have demonstrated transmission co-existing with other MGT- using modules (IPbus, optical tx). – Since the clocks are shared between several MGTs, and, in particular IPbus and DAQ link share the 125 MHz, some adaptation was needed. MP7 developers are working their own solution; we might want to adapt parts of their code in the future to take advantage of their SW and their validation procedure (from AMC to AMC13 to FedKit). At present we are working in finalizing the event builder FW to complete the full Data Acquisition chain. 9/2/2015A. Navarro (Ciemat)6