Synchronous Sequential Circuits by Dr. Amin Danial Asham.

Slides:

Advertisements

Similar presentations

Introduction to Sequential Logic Design Latches. 2 Terminology A bistable memory device is the generic term for the elements we are studying. Latches.

Advertisements

Sequential Digital Circuits Dr. Costas Kyriacou and Dr. Konstantinos Tatas.

COE 202: Digital Logic Design Sequential Circuits Part 1 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office: Ahmad Almulhem, KFUPM.

A. Abhari CPS2131 Sequential Circuits Most digital systems like digital watches, digital phones, digital computers, digital traffic light controllers and.

MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR1 Sequential Circuit Latch & Flip-flop.

1 Fundamentals of Computer Science Sequential Circuits.

Computer Architecture CS 215

Classification of Digital Circuits  Combinational. Output depends only on current input values.  Sequential. Output depends on current input values and.

Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.

Multiplexors Sequential Circuits and Finite State Machines Prof. Sin-Min Lee Department of Computer Science.

Sequential circuits The digital circuits considered thus far have been combinational, where the outputs are entirely dependent on the current inputs. Although.

Module 12.  In Module 9, 10, 11, you have been introduced to examples of combinational logic circuits whereby the outputs are entirely dependent on the.

Sequential Logic Latches & Flip-flops

Sequential Circuits : Part I Read Sections 5-1, 5-2, 5-3.

Dr. ClincyLecture1 Appendix A – Part 2: Logic Circuits Current State or output of the device is affected by the previous states Circuit Flip Flops New.

1 © 2014 B. Wilkinson Modification date: Dec Sequential Logic Circuits – I Flip-Flops A sequential circuit is a logic components whose outputs.

ECE 3130 – Digital Electronics and Design Lab 5 Latches and Flip-Flops Fall 2012 Allan Guan.

Sequential circuit Digital electronics is classified into combinational logic and sequential logic. In combinational circuit outpus depends only on present.

Sequential Logic Flip-Flops and Related Devices Dr. Rebhi S. Baraka Logic Design (CSCI 2301) Department of Computer Science Faculty.

EECC341 - Shaaban #1 Lec # 13 Winter Sequential Logic Circuits Unlike combinational logic circuits, the output of sequential logic circuits.

ENGIN112 L20: Sequential Circuits: Flip flops October 20, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 20 Sequential Circuits: Flip.

CS 151 Digital Systems Design Lecture 20 Sequential Circuits: Flip flops.

Sequential Circuits. 2 Sequential vs. Combinational Combinational Logic:  Output depends only on current input −TV channel selector (0-9) Sequential.

Digital Logic Design CHAPTER 5 Sequential Logic. 2 Sequential Circuits Combinational circuits – The outputs are entirely dependent on the current inputs.

Flip Flops. Clock Signal Sequential logic circuits have memory Output is a function of input and present state Sequential circuits are synchronized by.

Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.

1 Sequential Circuit Latch & Flip-flop. 2 Contents Introduction Memory Element Latch  SR latch  D latch Flip-flop  SR flip-flop  D flip-flop  JK.

COE 202: Digital Logic Design Sequential Circuits Part 1

EE2174: Digital Logic and Lab Professor Shiyan Hu Department of Electrical and Computer Engineering Michigan Technological University CHAPTER 9 Sequential.

Registers and Counters by Dr. Amin Danial Asham. References  Digital Design 5 th Edition, Morris Mano.

Sequential Logic Combinatorial components: the output values are computed only from their present input values. Sequential components: their output values.

Instructor: Alexander Stoytchev CprE 281: Digital Logic.

Introduction to Sequential Logic

Registers and Counters

Chapter 10 Flip-Flops and Registers 1. Objectives You should be able to: Explain the internal circuit operation of S-R and gated S-R flip-flops. Explain.

1 Lecture #11 EGR 277 – Digital Logic Ch. 5 - Synchronous Sequential Logic There are two primary classifications of logic circuits: 1.Combinational logic.

1 COMP541 Sequential Circuits Montek Singh Feb 1, 2007.

Synchronous Sequential Logic A digital system has combinational logic as well as sequential logic. The latter includes storage elements. feedback path.

Synchronous Sequential Logic Part I

5 Chapter Synchronous Sequential Circuits 1. Logic Circuits- Review 2 Logic Circuits Sequential Circuits Combinational Circuits Consists of logic gates.

Sahar Mosleh PageCalifornia State University San Marcos 1 More on Flip Flop State Table and State Diagram.

Sequential Circuit Latch & Flip-flop. Contents Introduction Memory Element Latch  SR latch  D latch Flip-flop  SR flip-flop  D flip-flop  JK flip-flop.

Chapter 6 – Digital Electronics – Part 1 1.D (Data) Flip Flops 2.RS (Set-Reset) Flip Flops 3.T Flip Flops 4.JK Flip Flops 5.JKMS Flip Flops Information.

Synchronous Sequential Circuits by Dr. Amin Danial Asham.

 Flip-flops are digital logic circuits that can be in one of two states.  Flip-flops maintain their state indefinitely until an input pulse called a.

A latch is a temporary storage device that has two stable states (bistable). It is a basic form of memory. The S-R (Set-Reset) latch is the most basic.

Synchronous Sequential Circuits by Dr. Amin Danial Asham.

The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab 7 Latches & Flip-flops.

Sequential logic circuits First Class 1Dr. AMMAR ABDUL-HAMED KHADER.

FLIP FLOPS Binary unit capable of storing one bit – 0 or 1

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN

LATCHED, FLIP-FLOPS,AND TIMERS

ECE 3130 – Digital Electronics and Design

FIGURE 5.1 Block diagram of sequential circuit

Digital Design Lecture 9

Synchronous Sequential Circuits

CISE204: Design of Digital Systems Lecture 18 : Sequential Circuits

ECE Digital logic Lecture 16: Synchronous Sequential Logic

Sequential logic circuits

Synchronous Sequential Circuits

Instructor: Alexander Stoytchev

Synchronous sequential

Synchronous Sequential

Flip Flops Unit-4.

Chapter 5 Sequential Circuits.

Presentation transcript:

Synchronous Sequential Circuits by Dr. Amin Danial Asham

References  Digital Design 5 th Edition, Morris Mano

 Memory Elements  Memory elements store binary information in the form of either 1 or 0 for an indefinite time period as long as there is power to the storing circuit.  Each memory element stores a binary bit.  Memory elements are classified into two types based on how are they controlled: o Latches: are controlled by the input signal levels. Latches are level sensitive to input signals. Therefore, these elements are asynchronous elements. o Flip-flop: are triggered by the clock transitions and hence these elements are synchronous. Therefore, flip- flops are edge sensitive to clock signal.

 NOT Gate SR Latch  There are two input signal S (set) and R(reset): o S=1 and R=0 set the output Q to 1 and the output complement Q’ to 0 (Set State) o S=0 and R=1 set the Q to 0 and the complement Q’ to 1 (Reset State) o When both S and R are 0’s the current value is stored. o When both S and R are 1’s both Q and Q’ are 0’s which is forbidden.

 NOT Gate SR Latch(continue)  Why both S and R are forbidden to be set to 1 for NOR SR Latch? o In case of both S and R are 1’s at the same time, both Q and Q’ are zeros at the same time. o If then both S and R returned back to 0’s simultaneously the device enters unpredictable state.  SR latch has two useful states Set state and Reset state ? ? 0 0

 NOT Gate SR Latch

 NAND Gate SR Latch (continue)  SR Latch can be also implemented by NAND gates.  There are two input signal S (set) and R(reset): o S=1 and R=0 set the output Q to 0 and the output complement Q’ to 1 (Reset State). o S=0 and R=1 set the Q to 1 and the complement Q’ to 0 (Set State). o When both S and R are 1’s the current value is stored. o When both S and R are 0’s both Q and Q’ are 1’s which is forbidden.

 NAND Gate SR Latch (continue)  Why both S and R are forbidden to be set to 0 for NAND SR Latch? o In case of both S and R are 0’s, both Q and Q’ become 1’s. o If then both S and R returned back to 1’s simultaneously the device enters unpredictable state.  SR latch has two useful states Set state and Reset state ? ? 1 1

 NAND Gate SR Latch (continue)

Basic NAND Latch  SR Latch With Enable:  En signal is added to enable and disable the latch, that is, in case of En= 0 the latch is disabled and hence the output does not change with the input signals.  When En= 0 the 1’ are fed to the set and reset of the original NAND latch circuit and hence the output is stored and not affected by the inputs  When En=1 both S and R signals are fed to the original NAND latch in inverted form.

 SR Latch With Enable (continue)  In case of S, R, En are 1’s, the basic latch is fed by 0’s on both set and rest signals and hence both outputs are on 1’s (forbidden).  If then En is back to 0 then the inputs to the basic latch becomes ones which puts the latch into unpredictable state and the next state depends on which one of S and R becomes zero first. Basic NAND Latch ? ?

 D-Latch (continue)

 The changes of the output of the latch follows the changes of the input D during the enable input En is at level high.  Therefore, latches are level sensitive devices.

Negative Edge Triggered D-FF 1 D 0 D 0 1

 Edge Triggered D Flip-Flops: Master Slave (continue)

 The behavior of the Master Slave D FF can be described as follows: o The output of the flip flop is changed once since a fixed value Y is transferred to the output, which is stored immediately before the falling edge of the clock. Therefore input changes after falling edge has no effect since master latch is disabled and Y is locked. o A change in the output is triggered by the negative edge of the clock. o The output change may complete only during the negative level of the clock.  A positive edge Master-Slave D-FF is: Positive Edge Triggered D-FF

 Edge Triggered D Flip-Flops: Master Slave (continue)

 Edge Triggered D Flip-Flop Symbols

 Other types of Flip-Flops (continue)  Toggle Flip Flop Characteristic Table

 Other types of Flip-Flops (continue)  Flip-Flop with Direct Inputs  Direct inputs drive the FF to a certain state independently of the clock.  Direct Set or Preset drive the FF to set state (Q=1 and Q’=0)  Direct Reset or Clear drive the FF to reset state (Q=0 and Q’=1)  Direct inputs are useful to set the FF to a certain state after turning the power on because the state is unknown at that case.

Thanks