First results from PADI-2 Mircea Ciobanu CBM Collaboration Meeting March 10 –13, 2009 GSI-Darmstadt FEE1.

Slides:



Advertisements
Similar presentations
Operational Amplifier
Advertisements

Controller Tests Stephen Kaye Controller Test Motivation Testing the controller before the next generation helps to shake out any remaining.
[ 1 ] LVDS links Servizio Elettronico Laboratori Frascati INFN - Laboratori Nazionali di Frascati G. Felici LVDS links.
Specific requirements for analog electronics of a high counting rate TRD Vasile Catanescu NIHAM - Bucharest CBM 10th Collaboration Meeting Sept 25 – 28,
SKIROC New generation readout chip for ECAL M. Bouchel, J. Fleury, C. de La Taille, G. Martin-Chassard, L. Raux, IN2P3/LAL Orsay J. Lecoq, G. Bohner S.
18/05/2015 Calice meeting Prague Status Report on ADC LPC ILC Group.
MDT-ASD PRR C. Posch30-Aug-02 1 Specifications, Design and Performance   Specifications Functional Analog   Architecture Analog channel Programmable.
Operational Amplifier
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.
August SGSS front end, Summary August 2008 Edwin Spencer, SCIPP1 SGST Preview SCIPP, UC Santa Cruz Andrey Martchovsky Gregory Horn Edwin Spencer.
NA62 front end Layout in DM option Jan Kaplon/Pierre Jarron.
NA62 front end architecture and performance Jan Kaplon/Pierre Jarron.
Lecture II: Linear Applications of Opamp
Introduction to Op Amps
Regulated Cascode based Frontend ASIC Anusparsh for glass Resistive Plate Chamber (RPC) readout in the ICAL detector V.B. Chandratre, Veena Salodia, Menka.
Calorimeter upgrade meeting – CERN – October 5 th 2010 Analog FE ASIC: first prototype Upgrade of the front end electronics of the LHCb calorimeter E.
Analogue Electronics II EMT 212/4
Development of a 20 GS/s Sampling Chip in 130nm CMOS Technology Jean-Francois Genat On behalf of Mircea Bogdan 1, Henry J. Frisch 1, Herve Grabas 3, Mary.
Switched capacitor DC-DC converter ASICs for the upgraded LHC trackers M. Bochenek 1,2, W. Dąbrowski 2, F. Faccio 1, S. Michelis 1 1. CERN, Conseil Européen.
FEE design, What is available and what is next? Mircea Ciobanu 11 th CBM Collaboration Meeting February 26-29, 2007, GSI FEE1 PADI.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
Performance test of STS demonstrators Anton Lymanets 15 th CBM collaboration meeting, April 12 th, 2010.
Readout ASIC for SiPM detector of the CTA new generation camera (ALPS) N.Fouque, R. Hermel, F. Mehrez, Sylvie Rosier-Lees LAPP (Laboratoire d’Annecy le.
CARIOCA (Cern and RIO Current Amplifier). The CARIOCA chip has 8 binary output, therefore DIALOG has 16 PCH as input channels and has up to 8 LCH as output.
Preliminary measurements for the 8 channel prototype of SPD discriminator ASIC I.The 8 channel prototype. II.Status of the test. III.Noise. IV.Gain. V.Test.
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
PADI status Mircea Ciobanu 11 th CBM Collaboration Meeting February 26-29, 2007, GSI FEE1 PADI.
Jochen Frühauf CBM-Collaboration Meeting
B.Satyanarayana, TIFR, Mumbai. Architecture of front-end ASIC INO Collaboration Meeting VECC, Kolkata July 11-13, Amp_out 8:1 Analog Multiplexer.
FOPI RPC-FEE specs and performance Mircea Ciobanu CBM collaboration meeting March 9-12, 2005 GSI-Darmstadt.
Progress on STS CSA chip development E. Atkin Department of Electronics, MEPhI A.Voronin SINP, MSU.
25th June, 2003CMS Ecal MGPA first results1 MGPA first results testing begun 29 th May on bare die (packaging still underway) two chips looked at so far.
HBD FEE test result summary + production schedule 16mv test pulse result –5X attenuator + 20:1 resistor divider at input (to reduce the noise on the test.
Hold signal Variable Gain Preamp. Variable Slow Shaper S&H Bipolar Fast Shaper 64Trigger outputs Gain correction (6 bits/channel) discriminator threshold.
Unit 8 Operational Amplifier. Objectives: Ideal versus practical operational amplifier Performance parameters Some applications –Peak detector –Absolute.
Alexei SemenovGeneric Digitizer Generic Digitizer 10MHZ 16 bit 6U VME Board.
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
Update on final LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.
PMT Readout and Floor Triggering Charge estimation using the times over the thresholds Event Building and Triggering + multiplicity George Bourlis.
Sensor testing and validation plans for Phase-1 and Ultimate IPHC_HFT 06/15/ LG1.
Meeting from Mai 10th at ETHZ ArgonTube electronics Charge amplifier or linear amplifer ? Front end module Max Hess.
LC Power Distribution & Pulsing Workshop, May 2011 Super-ALTRO Demonstrator Test Results LC Power Distribution & Pulsing Workshop, May nd November.
NA62 straw readout Characterization and qualification of the frontend electronics Detector and interface to frontend Small readout system Plans Expected.
S. Bota – Calorimeter Electronics overview - July 2002 Status of SPD electronics Very Front End Review of ASIC runs What’s new: RUN 4 and 5 Next Actions.
CBM-TOF-FEE Jochen Frühauf, GSI Picosecond-TDC-Meeting.
A 3-V Fully Differential Distributed Limiting Driver for 40 Gb/s Optical Transmission Systems D.S. McPherson, F. Pera, M. Tazlauanu, S.P. Voinigescu Quake.
High precision phase monitoring Alexandra Andersson, CERN Jonathan Sladen, CERN This work is supported by the Commission of the European Communities under.
CBM 12 th Meeting, October 14-18, 2008, Dubna Present status of the first version of NIHAM TRD-FEE analogic CHIP Vasile Catanescu and Mihai Petrovici NIHAM.
June 13rd, 2008 HARDROC2. June 13rd, 2008 European DHCAL meeting, NSM 2 HaRDROC1 architecture Variable gain (6bits) current preamps (50ohm input) One.
G.F. Tassielli - SuperB Workshop XI LNF1/11 02/12/2009 Status report on CLUster COUnting activities G. F. Tassielli on behalf of CLUCOU group SuperB Workshop.
SKIROC status Calice meeting – Kobe – 10/05/2007.
32ch Beam-Former for Medical Ultrasound Scanner Performed by : Alaa Mozlbat, Hanna Abo Hanna. Instructor : Evgeniy Kuksin.
Hugo Furtado CERN - Microelectronics Group 11th Workshop on Electronics for LHC and future Experiments Delay25, an ASIC for timing adjustment in LHC Delay25.
PADME Front-End Electronics
DAQ ACQUISITION FOR THE dE/dX DETECTOR
Jinfan Chang Experimental Physics Center , IHEP Feb 18 , 2011
A General Purpose Charge Readout Chip for TPC Applications
Branch:- Electrical (09)
CTA-LST meeting February 2015
Analogue Electronics Circuit II EKT 214/4
DCH preamplifier developments In Montreal
PADI for straw tube readout and diamonds for MIPs and for high precision tracking beam test – Jülich, Feb Jerzy Pietraszko, Michael Träger, Mircea.
Hellenic Open University
Front-end electronic system for large area photomultipliers readout
Multi-Pixel Photon Counter Readout Board
STATUS OF SKIROC and ECAL FE PCB
Status of the CARIOCA project
SKIROC status Calice meeting – Kobe – 10/05/2007.
The ATLAS LAr. Calibration board K. Jakobs, U. Schaefer, D. Schroff
Presented by T. Suomijärvi
Presentation transcript:

First results from PADI-2 Mircea Ciobanu CBM Collaboration Meeting March 10 –13, 2009 GSI-Darmstadt FEE1

Outline  Status of the RPC-Front End Electronics  First results of the PADI2 (4ch) prototype: a) Gain, linearity, noise, bandwidth, time over threshold behavior a) Gain, linearity, noise, bandwidth, time over threshold behavior b) Timing performance b) Timing performance c) Measurements with the TACQUILA3 digitizer c) Measurements with the TACQUILA3 digitizer d) Crosstalk, Common Mode Rejection Ratio d) Crosstalk, Common Mode Rejection Ratio e) Input impedance and reflections e) Input impedance and reflections  Summary and Outlook

FEE Status (February 2009) 1.We have prepared 6 PADI1 test plates for tests together with different detectors. In order to have a easy access to NIM-CAMAC systems, 6 interfaces LVDS-PECL are ready for use. 2.From the tests of PADI1 prototype, we have recognized that the increase of the separation between channels is the main priority. In the new design of PADI2 we have changed the biasing type from voltage to current. We have increased to 4 the number of channels and we have added the OR feature which allows to daisy-chain chips for trigger purposes. We have designed two variants PADI2 and PADI3 which slightly differ in output LVDS levels. 3.The new ASIC – PADI2,3 was submitted in October 2008 and we have received about 30 pcs. dies. 4.With the first two samples we performed a basic functionality tests. From this elementary tests we can conclude that 4.With the first two samples we performed a basic functionality tests. From this elementary tests we can conclude that all channels are fully operational. 5.We have designed a test PCB, which is able to be Data Acquisition system and the first results will be presented. 5.We have designed a test PCB, which is able to be directly connected with our TACQUILA3 Data Acquisition system and the first results will be presented. 6.We started a detailed technical characterization of the first samples and first results will be presented.

PADI1 Test PCB and the LVDS-ECL adaptor PCB

PADI2 Preamplifier-Discriminator: Block Schematic NEWS

PADI2 is bonded directly on the test PCB

PADI2,3 Test PCB

DC Measurements 1: I DC chip and Power/Channel dependence to R EXT Nominal Operating Point for Z IN =50  for Z IN =50 

DC Measurements 2:

Linearity: Pulse Measurement

Time over Threshold behavior

PADI2#1; AC Transmission Measurement  The nominal working point of the PADI2-PA: G PA =38.8dB, f L =2.8MHz, f H =288MHz with par.:G PA P=37.8dB fL=2.4MHz, fH=215MHz at EOut: G EO =34.5dB f L =2.8MHz, f H =230MHz with par.:G EO P=31.8dB f L =2.4MHz, f H =203MHz  f H is about 4 times less then PADI1 case! For what? PADI1 PADI2

PA-Out Simulations: Corners Nominal working point G PA =87 BW=288MHz G EO =23 BW=255MHz

EOut Simulations: Parasitic, Corners and nonlinear Load RL is nonlinear : The input impedance of the PCB Q-Buffer is strong nonlinear (1K   ) and depends of frequency CL is significant: 4-6pF for PCB traces and 1- 3pF for bonding wires. RL RL Nom.Op.PointGPA=23BW=255MHz

Noise evaluations From PADI2 Noise simulations: GainNoise at outputNoise at inputNoise equiv. PA mV RMS 24.6µV RMS 3400 e PA with Parasitic mV RMS 26.5µV RMS 3780 e

Time resolution for different threshold voltages (tests with pulses having 1.7ns at HM) Channel EOut Offset = +2mV Channel EOut Offset = -3.2mV

Comparison: PADI2 and TACQUILA3 versus PADI1 and (pulse width

Input Reflections: Short Pulse Method Uinp=10mV,Refl=+/-3% -30dB -6dB -6dB Y Sync TDS7104 Attenuator Directional Bridge BridgeHP8721A D.U.T -6dB PulseGen.HP8082A Splitter Z i =47  - 53  Cal: Open, 7.48mV I DC =26mA, 3.1mV 36mA, 2.2mV 46mA, 1.1mV 56mA, 0.25mV

Crosstalk: Short Pulse Measurement at Qoutput

CMRR: Short Pulse Measurement -6dB -6dB PulseGen.HP8082A -30dB Attenuator Power Splitter To Ch.+IN To Ch.-IN 2ns Lemo cables: l ~ 220mm l ~ 220mm non equals length Lemo cables:  l ~ 3.5mm matched  l ~ 3.5mm matched for max. CMRR-Ch4

 Summary - The PADI2 design was successful tested. all channels are operational. - - PADI2 in connection of with our TAQUILA3 Data Acquisition system works properly. -The first results indicate:   Time [ps]< 10   Gain ~ 80 ?   Bandwidth [MHz]~ 220 ?   Linear range [mV]~ -10 to 10   CTRR [dB]> 40   CMRR [dB]> 28   Input impedance [  ]~   Power [mW/Ch]~ 25  Outlook  The DC measurements shows  The DC measurements shows a big dispersion of the DC offsets at the output of the PA for different channels(+/-7mV). Probably is due to the low open loop gain of the feedback loop and of the non good match of the involved stages. Can be corrected?   In crosstalk measurements was pointed out a influence of the digital part to the analog one; the ground connections inside the chip must be reevaluated. .  Tests of PADI1-2 with different RPC detectors must be done.  The analog outputs are more needed?   Connection with the GSI event-driven TDC GET4 prototype must evaluated.

We acknowledge the support of the European Community- We acknowledge the support of the European Community- Research Infrastructure Activity under the FP6 "Structuring the European Research Area" programme (HadronPhysics, contract number RII3-CT ).

Q Calibration

Crosstalk: Short Pulse Measurement at Eoutput

Comparison: The time resolution of all designs