1 CSE370, Lecture 5 Lecture 5 u Logistics n HW1 due today n HW2 available today, due Wed 1/21 n Office Hours this week: íMe: Friday 10:00-11:00 CSE 668.

Slides:



Advertisements
Similar presentations
II - Combinational Logic © Copyright 2004, Gaetano Borriello and Randy H. Katz 1 Combinational logic Basic logic  Boolean algebra, proofs by re-writing,
Advertisements

ECE C03 Lecture 21 Lecture 2 Two Level Minimization Hai Zhou ECE 303 Advanced Digital Design Spring 2002.
ENGIN112 L8: Minimization with Karnaugh Maps September 19, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 8 Minimization with Karnaugh.
MULTI-LEVEL GATE NETWORKS
Relationship Between Basic Operation of Boolean and Basic Logic Gate The basic construction of a logical circuit is gates Gate is an electronic circuit.
Gate Logic: Two Level Canonical Forms
Contemporary Logic Design Two-Level Logic © R.H. Katz Transparency No. 4-1 Chapter #2: Two-Level Combinational Logic Section 2.3, Switches and Tools.
CS 151 Digital Systems Design Lecture 8 Minimization with Karnaugh Maps.
بهينه سازي با نقشة کارنو Karnaugh Map. 2  Method of graphically representing the truth table that helps visualize adjacencies 2-variable K-map 3-variable.
Week 3- slide 1 EE 231 Digital Electronics Fall 01 Gate Logic: Two-Level Simplification K-Map Method Examples F = A asserted, unchanged B varies G = B’,
Unit 7 Multi-Level Gate Circuits / NAND and NOR Gates Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information.
Overview of Chapter 3 °K-maps: an alternate approach to representing Boolean functions °K-map representation can be used to minimize Boolean functions.
KU College of Engineering Elec 204: Digital Systems Design
Lecture 4 Logic gates and truth tables Implementing logic functions
The NAND gate as a universal gate Logic function NAND gate only AA A B A.BA.B A B A+B A B A B A B A A A B A.BA.B B A A B A B A B.
BOOLEAN ALGEBRA Saras M. Srivastava PGT (Computer Science)
9/16/04UCB EECS150 D. Culler Fa04 1 EECS Components and Design Techniques for Digital Systems Lec 06 – Minimizing Boolean Logic 9/16-04 David Culler.
ECE 331 – Digital System Design NAND and NOR Circuits, Multi-level Logic Circuits, and Multiple-output Logic Circuits (Lecture #9) The slides included.
Two-Level Simplification Approaches Algebraic Simplification: - algorithm/systematic procedure is not always possible - No method for knowing when the.
Unit 7 Multi-Level Gate Circuits Nand and Nor Gates Fundamentals of Logic Design Roth and Kinny.
1 ENGR 254 Lecture DeMorgan Symbol Equivalence.
Logic Design CS221 1 st Term Logic-Circuit Implementation Cairo University Faculty of Computers and Information.
Chapter 2 Two- Level Combinational Logic. Chapter Overview Logic Functions and Switches Not, AND, OR, NAND, NOR, XOR, XNOR Gate Logic Laws and Theorems.
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
ETE 204 – Digital Electronics
Multi-Level Gate Networks NAND and NOR Gates
CHAPTER 7 MULTI-LEVEL GATE CIRCUITS / NAND AND NOR GATES
LOGIC GATES & BOOLEAN ALGEBRA
Logic Functions: XOR, XNOR
Test Slide SAT MCAT GRE. CSE 370 Spring 2006 Introduction to Digital Design Lecture 5: Canonical Forms Last Lecture Logic Gates Different Implementations.
1 K-Maps, Multi-level Circuits, Time Response Today: Reminder: Test #1, Thu 7-9pm K-map example, espressoFirst Hour: K-map example, espresso –Section 2.3.
ECE 3110: Introduction to Digital Systems
CSE 311 Foundations of Computing I
Digital Integrated Circuit Design Laboratory Department of Computer Science and Information Engineering National Cheng Kung University Experiment on digital.
NAND-NAND and NOR-NOR Circuits and Even and Odd Logic Functions ECE 301 – Digital Electronics.
BOOLEAN ALGEBRA AND LOGIC SIMPLIFICATION
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC
CEC 220 Digital Circuit Design NAND/NOR Multi-Level Circuits
BOOLEAN ALGEBRA LOGIC GATES. Introduction British mathematician George Boole( ) was successful in finding the link between logic and mathematics.
Chapter 5 Boolean Algebra and Reduction Techniques 1.
Digital Systems Design 1 Signal Expressions Multiply out: F = ((X + Y)  Z) + (X  Y  Z) = (X  Z) + (Y  Z) + (X  Y  Z)
1 CSE370, Lecture 4 Lecture 4 u Logistics n HW1 due now n HW2 posted now and is due one week from today n Lab1 going on this week n Feedback on lectures,
EET 1131 Unit 5 Boolean Algebra and Reduction Techniques
Hoda Roodaki Boolean Algebra Hoda Roodaki
Lecture 4 Logistics Last lecture --- Boolean algebra Today’s lecture
© Copyright 2004, Gaetano Borriello and Randy H. Katz
Lecture #6 EGR 277 – Digital Logic
ECE 331 – Digital System Design
Basics Combinational Circuits Sequential Circuits
CSE 311 Foundations of Computing I
CSE 370 – Winter Combinational Logic - 1
SYEN 3330 Digital Systems Chapter 2 – Part 4 SYEN 3330 Digital Systems.
Lecture 6 Logistics Last lecture Today’s lecture HW2 due on Wednesday
Lecture 13 Logistics Last lecture Today HW4 up, due on Wednesday PLDs
CSE 370 – Winter 2002 – Logic minimization - 1
Combinatorial Logic Circuit
CSE 370 – Winter Combinational Implementation - 1
Lecture 6 Logistics Last lecture Today’s lecture
EECS150 - Digital Design Lecture 7 - Boolean Algebra II
Chapter 2 Introduction to Logic Circuits
Spring Combinational Logic - 1
The Map Method Truth table of fn is unique but fn can be in many different algebraic forms Simplification by using boolean algebra is often difficult because.
Lecture 5 Logistics Last lecture Today’s lecture
Chapter #2: Two-Level Combinational Logic
Overview Part 2 – Circuit Optimization
Lecture 4 Logistics Last lecture --- Boolean algebra Today’s lecture
Chapter 5 Combinational Logic Analysis
Lecture 5 Converting to use NAND and NOR
Lecture 6 Logistics Last lecture Today’s lecture HW2 due on Wednesday
Circuit Simplification and
Presentation transcript:

1 CSE370, Lecture 5 Lecture 5 u Logistics n HW1 due today n HW2 available today, due Wed 1/21 n Office Hours this week: íMe: Friday 10:00-11:00 CSE 668 íTA (Josh): Friday 3:30 CSE 002/3 u Last lecture n Logic gates and truth tables n Implementing logic functions n Canonical forms u Today’s lecture n Converting to use NAND and NOR n Minimizing functions using Boolean cubes

2 CSE370, Lecture 5 The “WHY” slide u Converting to use NAND and NOR n NAND and NOR are more efficient gates than AND or OR (and therefore more common). Your computer is built almost exclusively on NAND and NOR gates. It is good to knowhow to convert any logic circuits to a NAND/NOR circuit. u Pushing bubbles n It is always good to remember logical/theoretical concepts visually. This is one way to remember the NAND/NOR conversion and De Morgan’s laws easily. u Logic Simplification n If you are building a computer or a cool gadget, you want to optimize on size and efficiency. Having extra unnecessary operations/gates is not great. We teach nice techniques to allow logic simplifications.

3 CSE370, Lecture 5 NAND/NOR more common/efficient u CMOS logic gates are more common and efficient in the inverted forms n NAND, NOR, NOT n Even though Canonical forms discussed so far used AND/OR, NAND/NOR preferred for real hardware implementation XYZ XYZ X Y Z X Y Z

4 CSE370, Lecture 5 CMOS NAND and NOR Gates NAND NOR

5 CSE370, Lecture 5 (X + Y)' = X' Y' NOR is equivalent to AND with inputs complemented (X Y)' = X' + Y' NAND is equivalent to OR with inputs complemented XYX'Y'(X + Y)' X' Y' XYX'Y'(X Y)' X' + Y' NAND and NOR (truth table)

6 CSE370, Lecture 5 NAND and NOR (logic gates) u de Morgan's n Standard form: A'B' = (A + B)' A' + B' = (AB)' n Inverted: A + B = (A'B')'(AB) = (A' + B')' n AND with complemented inputs  NOR n OR with complemented inputs  NAND n OR  NAND with complemented inputs n AND  NOR with complemented inputs NAND OR AND NOR pushing the bubble NAND OR AND NOR

7 CSE370, Lecture 5 Converting to use NAND/NOR u Introduce inversions ("bubbles") n Introduce bubbles in pairs íConserve inversions íDo not alter logic function u Example n AND/OR to NAND/NAND A B C D Z A B C D Z NAND Z = AB + CD = (A'+B')'+(C'+D')' = [(A'+B')(C'+D')]' = [(AB)'(CD)']'

8 CSE370, Lecture 5 Converting to use NAND/NOR (con’t) u Example: AND/OR network to NOR/NOR Z = AB+CD = (A'+B')'+(C'+D')’ = [(A'+B')'+(C'+D')’]’’ = {[(A'+B')'+(C'+D')']'}' A B C D Z A’ B’ C’ D’ Z NOR

9 CSE370, Lecture 5 Converting to use NAND/NOR (con’t) u Example: AND/OR network to NOR/NOR Z = AB+CD = (A'+B')'+(C'+D')’ = [(A'+B')'+(C'+D')’]’’ = {[(A'+B')'+(C'+D')']'}' A B C D Z A B C D Z NOR

10 CSE370, Lecture 5 Converting to use NAND/NOR (con’t) u Example: OR/AND to NAND/NAND A B C D Z Z A’ B’ C’ D’ NAND

11 CSE370, Lecture 5 Converting to use NAND/NOR (con’t) u Example: OR/AND to NAND/NAND A B C D Z Z A B C D NAND

12 CSE370, Lecture 5 Converting to use NAND/NOR(con’t) u Example: OR/AND to NOR/NOR A B C D Z Z A B C D NOR

13 CSE370, Lecture 5 Example of bubble pushing: before pushing

14 CSE370, Lecture 5 Example of bubble pushing: NAND/NAND ‘

15 CSE370, Lecture 5 Example of bubble pushing: NOR/NOR ‘

16 CSE370, Lecture 5 Goal: Minimize two-level logic expression u Algebraic simplification n not an systematic procedure n hard to know when we reached the minimum u Just program it!! Computer-aided design tools n require very long computation times (NP hard) n heuristic methods employed – "educated guesses” u Visualization methods are useful n our brain is good at figuring simple things out n many real-world problems are solvable by hand

17 CSE370, Lecture 5 Key tool: The Uniting Theorem u The uniting theorem  A(B’+B) = A u The approach: n Find some variables don’t change (the A’s above) and others do (the B’s above) n Eliminate the changing variables (the B’s) ABF ABF A has the same value in both “on-set” rows  keep A B has a different value in the two rows  eliminate B F = A'B'+A'B = A'(B+B') = A'

18 CSE370, Lecture 5 Boolean cubes u Visualization tool for the uniting theorem n n input variables = n-dimensional "cube" 1-cube 2-cube 3-cube 4-cube X X Y X Y Z W X Y Z

19 CSE370, Lecture 5 Mapping truth tables onto Boolean cubes u ON set = solid nodes u OFF set = empty nodes A B F Look for on-set adjacent to each other Sub-cube (a line) comprises two nodes A varies within the sub-cube; B does not This sub-cube represents B' ABF ABF

20 CSE370, Lecture 5 Example using Boolean cube u Binary full-adder carry-out logic n On-set is covered by the OR of three 1-subcubes ABCin Cout A B C in Cout = BCin+AB+ACin (A'+A)BCin AB(Cin'+Cin) A(B+B')Cin

21 CSE370, Lecture 5 Another example using Boolean cube Changed one bit from the previous function n On-set is covered by the OR of one 2-D subcubes and one 3-D subcubes ABCin D A B C in D = BCin+A (A'+A)BCin A(B+B')(Cin+Cin‘) 1

22 CSE370, Lecture 5 M-dimensional cubes in n-dimensional space u In a 3-cube (three variables): n A 0-cube (a single node) yields a term in 3 literals n A 1-cube (a line of two nodes) yields a term in 2 literals n A 2-cube (a plane of four nodes) yields a term in 1 literal n A 3-cube (a cube of eight nodes) yields a constant term "1" F(A,B,C) =  m(4,5,6,7) On-set forms a square (a 2-D cube) A is asserted (true) and unchanging B and C vary This sub-cube represents the literal A A B C