11 October 2002Matthew Warren - Trigger Board CDR1 Trigger Board CDR Matthew Warren University College London 11 October 2002.

Slides:

Advertisements

Similar presentations

Clock and Control Status Matt Warren, on behalf of Martin Postranecky.

Advertisements

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 4 December 2008 Martin Postranecky Matt Warren, Matthew Wing.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, MANNHEIM 02 July 2009 Martin Postranecky, Matt Warren, Matthew Wing.

New Corporate Identity Poster Design Cavendish Laboratory, Department of Physics, University of Cambridge Maurice Goodrick, Richard Shaw, Dave Robinson.

New Corporate Identity Poster Design Department of Physics and Astronomy, University College London Erdem Motuk, Martin Postranecky, Matthew Warren, Matthew.

Clock & Control Card Status 31 March 2009 Martin Postranecky / Matt Warren.

TileCal Optical Multiplexer Board 9U VME Prototype Cristobal Cuenca Almenar IFIC (Universitat de Valencia-CSIC)

COMP3221: Microprocessors and Embedded Systems Lecture 17: Computer Buses and Parallel Input/Output (I) Lecturer: Hui.

M. Noy. Imperial College London Calice MAPS Adapter Card Review M. Noy 26 th June 2007.

23 October 2003Matthew Warren - Trigger Module Update - RAL1 CALICE CIRC BE-FPGA Trigger Module Update Matthew Warren University College London 23 October.

Clock module for TB spring 2012 Uli Schäfer 1 R.Degele, P.Kiese, U.Schäfer, A.Welker Mainz.

Spartan II Features  Plentiful logic and memory resources –15K to 200K system gates (up to 5,292 logic cells) –Up to 57 Kb block RAM storage  Flexible.

ALICE Trigger System Features Overall layout Central Trigger Processor Local Trigger Unit Software Current status On behalf of ALICE collaboration:D. Evans,

Trigger System Functions Master/Slave Operation –Located in Readout Boards’ BE-FPGA, but only active as Master in one slot. –Master controls asynchronous.

RPC Electronics Status Overall system TDC –Digitizing frequency issue (determine the bin size of the TDC value) Discriminator test result Trigger module.

28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.

Uli Schäfer 1 JEM: Status and plans JEM1.2 Status Test results Plans.

Midterm Tuesday October 23 Covers Chapters 3 through 6 - Buses, Clocks, Timing, Edge Triggering, Level Triggering - Cache Memory Systems - Internal Memory.

Uli Schäfer 1 JEM1: Status and plans power Jet Sum R S T U VME CC RM ACE CAN Flash TTC JEM1.0 status JEM1.1 Plans.

1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.

David Nelson STAVE Test Electronics July 1, ATLAS STAVE Test Electronics Preliminary V3 Presented by David Nelson.

NS Training Hardware. Memory Interface Support for SDRAM, asynchronous SRAM, ROM, asynchronous flash and Micron synchronous flash Support for 8,

Lecture 12 Today’s topics –CPU basics Registers ALU Control Unit –The bus –Clocks –Input/output subsystem 1.

7 th March 2007M. Noy. Imperial College London CALICE MAPS DAQ Project Summary.

Status and planning of the CMX Philippe Laurens for the MSU group Level-1 Calorimeter Trigger General Meeting, CERN May 24, 2012.

TID and TS J. William Gu Data Acquisition 1.Trigger distribution scheme 2.TID development 3.TID in test setup 4.TS development.

Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.

F.F. - 18/07/ User Guide of the Input Trigger Multiplexer unit with input signal rate counters.

Mircea Bogdan, 5/21/041 Chicago TDC Design and Implementation Mircea Bogdan (UC)

Prototype Test of SPring-8 FADC Module Da-Shung Su Wen-Chen Chang 02/07/2002.

ATLAS SCT/Pixel TIM FDR/PRR 28 July 2004 Changes TIM-2->TIM-3A->TIM-3B - Matt Warren1 Physics & Astronomy HEP Electronics Matthew Warren John Lane, Martin.

Visual Basic for Applications The Datapump Board Jamieson Olsen.

ATLAS SCT/Pixel TIM FDR/PRR 28 July 2004 Firmware - Matt Warren1 Physics & Astronomy HEP Electronics Matthew Warren John Lane, Martin Postranecky TIM Firmware.

K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.

CSC EMU Muon Sorter (MS) Status Plans M.Matveev Rice University August 27, 2004.

2 4 Dec 2008C+C Crate Layout CC Master TCLKA TCLKB RX17 TX17 RX18 TX18 RX19 TX19 RX20 TX20 (wired-OR) Bunch Clock FE Clock (99MHz) Trig (Start) EncClock.

Hardware proposal for the L2  trigger system detailed description of the architecture mechanical considerations components consideration electro-magnetic.

Rome 4 Sep 04. Status of the Readout Electronics for the HMPID ALICE Jose C. DA SILVA ALICE.

Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.

Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.

Serial Data Link on Advanced TCA Back Plane M. Nomachi and S. Ajimura Osaka University, Japan CAMAC – FASTBUS – VME / Compact PCI What ’ s next?

TALK, LKr readout and the rest… R. Fantechi, G. Lamanna 15/12/2010.

Computer Hardware A computer is made of internal components Central Processor Unit Internal External and external components.

PROGRESS ON ENERGY SUM ELECTRONIC BOARD. VXS Backplane Energy Sum 18 fADC VME64 High Speed Serial VME64 16 CH Detector Signals Crate Sum to Trigger Energy.

Final FED 1 Testing Set Up Testing idea and current status Preliminary results Future development Summary M. Noy

10 July 2003Matthew Warren - Trigger Module Update1 CALICE ‘FEDROB’ BE-FPGA Trigger Module Update Matthew Warren University College London 10 July 2003.

KLM Trigger Status Barrel KLM RPC Front-End Brandon Kunkler, Gerard Visser Belle II Trigger and Data Acquistion Workshop January 17, 2012.

CSC Muon Sorter M. Matveev Rice University January 7, 2003.

Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.

TTC for NA62 Marian Krivda 1), Cristina Lazzeroni 1), Roman Lietava 1)2) 1) University of Birmingham, UK 2) Comenius University, Bratislava, Slovakia 3/1/20101.

Fail-Safe Module for Unmanned Autonomous Vehicle

11 October 2002Paul Dauncey - CDR Introduction1 CDR Introduction and Overview Paul Dauncey Imperial College London.

#1 of 10 Tutorial Introduction PURPOSE -To explain how to configure and use the Timer Interface Module in common applications OBJECTIVES: -Identify the.

Scott Mandry, EUDET JRA1 Meeting, DESY 30 th January ISIS1 Testbeam EUDET JRA1 Meeting, DESY 30 th January 2008 Scott Mandry LCFI Collaboration.

ATLAS SCT/Pixel TIM FDR/PRR28 June 2004 TIM Requirements - John Lane1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics John.

New digital readout of HFRAMDON neutron counters Proposal Version 2.

TLU plans 21/03/20161 D. Esperante, Velo upgrade meeting.

Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.

PCI 9052 소개 권 동혁. Contents 1.Introduction 2.Major features 3.PCI 9052RDK-LITE.

E. Hazen - DTC1 DAQ / Trigger Card for HCAL SLHC Readout E. Hazen - Boston University.

CMX: Update on status and planning Yuri Ermoline, Wojciech Dan Edmunds, Philippe Laurens, Chip Michigan State University 7-Mar-2012.

ECAL electronics schedule JFMAMJJASONDJFMAM Prototype 2 boards Design Layout Fabrication and assembly Testing, including VFE prototype tests Production.

E. Hazen1 MicroTCA for HCAL and CMS Review / Status E. Hazen - Boston University for the CMS Collaboration.

IAPP - FTK workshop – Pisa march, 2013

AMC13 T1 Rev 2 Preliminary Design Review E. Hazen Boston University

Production Firmware - status Components TOTFED - status

CDR Project Summary and Issues

Clock & Control Card Status 29 July Martin Postranecky/Matt Warren

John Lane Martin Postranecky, Matthew Warren

Clock & Control Card Status 29 July Martin Postranecky/Matt Warren

Presentation transcript:

11 October 2002Matthew Warren - Trigger Board CDR1 Trigger Board CDR Matthew Warren University College London 11 October 2002

Matthew Warren - Trigger Board CDR2 Overview VME Module - 6U, Slave - 16 bit Data Bus (D32 okay, but only lower 16 bits data) All requirements not known - Incoming trigger unspecified - Use in ‘alien’ crates possible - Trigger destinations unspecified (HCAL ReadOut design?) = Must have flexible I/O = Able to operate at 5V = Configurable operation - CPLD ideal

11 October 2002Matthew Warren - Trigger Board CDR3 On the PCB Front-panel and Back-plane NIM/LVDS - see next slide Single, large CPLD 2 Delay-units ns steps each - detect excessive Activity 50MHz Local Clock Base Address select hex-switches Super-dumb Mode jumpers - bypasses CPLD entirely Power pin select jumpers - including JAux option 8 pin Debug header for ‘scope or logic analyser Buffers for all VME signals

11 October 2002Matthew Warren - Trigger Board CDR4 External I/O Front-panel NIM: 10 Inputs, 10 Outputs - Double height LEMO 00 connectors - Each signal connected to CPLD LVDS: 10x4 Fan-out - 4 IDC 20-way connectors - 10 Individual CPLD signals - Fanned-out with hardware - Custom PSU powered (only works is our crate) Back-plane LVDS: 4 Outputs - uses custom J2 pins - custom PSU powered

11 October 2002Matthew Warren - Trigger Board CDR5 CPLD Generic Operation SigIn VME enSigInVSigenSigOut SigOut NIM - All Inputs have Outputs In-Modify-Out design Allows master-slave configuration of multiple Trigger Boards BSigOut LSigOut

11 October 2002Matthew Warren - Trigger Board CDR6 Firmware (or Why Use a CPLD...) VME Interface (asynchronous) VME generated Triggers etc. Status register Test registers (and stand-alone testability) Signal enables (Inputs and Outputs) Generate stand-alone 12.5MHz read-out clock Long Delays (20ns/80ns steps) Trigger-Veto-Abort cycle state-machine Activity Auto-Abort (using delay-units) Counters (Trigger number etc.) Timers

11 October 2002Matthew Warren - Trigger Board CDR7 CPLD/Pins Requirements: pins + 20% margin = ~200 pins - 7ns required for 50Mhz clock - 5V Component simplifies design - Need ample logic Quickest design route – Xilinx Spartan II - Schematics for other components - Firmware too

11 October 2002Matthew Warren - Trigger Board CDR8 Summary Missing info on input/output and specific functions? Goal is to have room for whatever is asked of us: - Enough I/O - Enough Pins - Enough Support Hardware